

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, Cap Sense, DMA, I2S, POR, PWM, WDT
Number of I/O	51
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 20x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TFBGA
Supplier Device Package	64-TFBGA (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l151r8h6atr

3.10.1 Temperature sensor

The temperature sensor T_{SENSE} generates a voltage V_{SENSE} that varies linearly with temperature.

The temperature sensor is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode, see *Table 59: Temperature sensor calibration values*.

3.10.2 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC and Comparators. V_{REFINT} is internally connected to the ADC_IN17 input channel. It enables accurate monitoring of the V_{DD} value (when no external voltage, VREF+, is available for ADC). The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode see *Table 17: Embedded internal reference voltage*.

3.11 DAC (digital-to-analog converter)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in non-inverting configuration.

This dual digital Interface supports the following features:

- two DAC converters: one for each output channel
- left or right data alignment in 12-bit mode
- synchronized update capability
- noise-wave generation
- triangular-wave generation
- dual DAC channels' independent or simultaneous conversions
- DMA capability for each channel (including the underrun interrupt)
- external triggers for conversion
- input reference voltage V_{RFF+}

Eight DAC trigger inputs are used in the STM32L151x6/8/B-A and STM32L152x6/8/B-A devices. The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.

Table 9. STM32L151x6/8/B-A and STM32L152x6/8/B-A pin definitions

		Pins							Pins function	ns
LQFP100	LQFP64	TFBGA64	UFBGA100	LQFP48 or UFQFPN48	Pin name	Pin type ⁽¹⁾	I/O structure	Main function ⁽²⁾ (after reset)	Alternate functions	Additional functions
1	1	-	B2	-	PE2	I/O	FT	PE2	TRACECLK/ LCD_SEG38/TIM3_ETR	-
2	-	-	A1	_	PE3	I/O	FT	PE3	TRACED0/ LCD_SEG39/TIM3_CH1	-
3	-	-	B1	-	PE4	I/O	FT	PE4	TRACED1/TIM3_CH2	-
4	-	-	C2	-	PE5	I/O	FT	PE5	TRACED2/TIM9_CH1	-
5	1	1	D2	-	PE6-WKUP3	I/O	FT	PE6	TRACED3/TIM9_CH2	WKUP3 /RTC_TAMP3
6	1	B2	E2	1	V _{LCD} ⁽³⁾	S		V_{LCD}	-	-
7	2	A2	C1	2	PC13-WKUP2	I/O	FT	PC13	-	RTC_TAMP1/ RTC_TS/ RTC_OUT/ WKUP2
8	3	A1	D1	3	PC14- OSC32_IN ⁽⁴⁾	I/O	тс	PC14	-	OSC32_IN
9	4	B1	E1	4	PC15- OSC32_OUT (4)	I/O	TC	PC15	-	OSC32_OUT
10	1	1	F2	-	V _{SS_5}	S	-	V _{SS_5}	-	-
11	-	-	G2	-	V _{DD_5}	S	-	V _{DD_5}	-	-
12	5	C1	F1	5	PH0-OSC_IN ⁽⁵⁾	I/O	TC	PH0	-	OSC_IN
13	6	D1	G1	6	PH1-OSC_OUT	I/O	TC	PH1	-	OSC_OUT
14	7	E1	H2	7	NRST	I/O	RST	NRST	-	-
15	8	E3	H1	-	PC0	I/O	FT	PC0	LCD_SEG18	ADC_IN10/ COMP1_INP
16	9	E2	J2	-	PC1	I/O	FT	PC1	LCD_SEG19	ADC_IN11/ COMP1_INP
17	10	F2	J3	-	PC2	I/O	FT	PC2	LCD_SEG20	ADC_IN12/ COMP1_INP
18	11	_(6)	K2	-	PC3	I/O	TC	PC3	LCD_SEG21	ADC_IN13/ COMP1_INP
19	12	F1	J1	8	V _{SSA}	S	-	V _{SSA}	-	-



Table 9. STM32L151x6/8/B-A and STM32L152x6/8/B-A pin definitions (continued)

		Pins	i						Pins functio	ns
LQFP100	LQFP64	TFBGA64	UFBGA100	LQFP48 or UFQFPN48	Pin name	Pin type ⁽¹⁾	I/O structure	Main function ⁽²⁾ (after reset)	Alternate functions	Additional functions
51	33	Н8	L12	25	PB12	I/O	FT	PB12	SPI2_NSS/I2C2_SMBA/ USART3_CK/ LCD_SEG12/ TIM10_CH1	ADC_IN18/ COMP1_INP /VLCDRAIL2
52	34	G8	K12	26	PB13	I/O	FT	PB13	SPI2_SCK/ USART3_CTS/ LCD_SEG13/TIM9_CH1	ADC_IN19/ COMP1_INP
53	35	F8	K11	27	PB14	I/O	FT	PB14	SPI2_MISO/ USART3_RTS/ LCD_SEG14/TIM9_CH2	ADC_IN20/ COMP1_INP
54	36	F7	K10	28	PB15	I/O	FT	PB15	SPI2_MOSI/ LCD_SEG15/ TIM11_CH1	ADC_IN21/ COMP1_INP/ RTC_REFIN
55	-	-	K9	-	PD8	I/O	FT	PD8	USART3_TX/ LCD_SEG28	-
56	-	1	K8	-	PD9	1/0	FT	PD9	USART3_RX/ LCD_SEG29	-
57	-	-	J12	-	PD10	I/O	FT	PD10	USART3_CK/ LCD_SEG30	-
58	-	-	J11	-	PD11	I/O	FT	PD11	USART3_CTS/ LCD_SEG31	-
59	-	-	J10	-	PD12	I/O	FT	PD12	TIM4_CH1/ USART3_RTS/ LCD_SEG32	-
60	-	-	H12	-	PD13	I/O	FT	PD13	TIM4_CH2/LCD_SEG33	-
61	-	-	H11	-	PD14	I/O	FT	PD14	TIM4_CH3/LCD_SEG34	-
62	-	-	H10	-	PD15	I/O	FT	PD15	TIM4_CH4/LCD_SEG35	-
63	37	F6	E12	-	PC6	I/O	FT	PC6	TIM3_CH1/LCD_SEG24	-
64	38	E7	E11	-	PC7	I/O	FT	PC7	TIM3_CH2/LCD_SEG25	-
65	39	E8	E10	-	PC8	I/O	FT	PC8	TIM3_CH3/LCD_SEG26	-
66	40	D8	D12	-	PC9	I/O	FT	PC9	TIM3_CH4/LCD_SEG27	-




Table 9. STM32L151x6/8/B-A and STM32L152x6/8/B-A pin definitions (continued)

		Pins	;						Pins functio	ns
LQFP100	LQFP64	TFBGA64	UFBGA100	LQFP48 or UFQFPN48	Pin name	Pin type ⁽¹⁾	I/O structure	Main function ⁽²⁾ (after reset)	Alternate functions	Additional functions
82	-	-	В9	-	PD1	I/O	FT	PD1	SPI2_SCK	-
83	54	B5	C8	-	PD2	I/O	FT	PD2	TIM3_ETR/LCD_SEG31 /LCD_SEG43/ LCD_COM7	-
84	-	1	B8	1	PD3	1/0	FT	PD3	USART2_CTS/ SPI2_MISO	-
85	-	-	В7	-	PD4	I/O	FT	PD4	USART2_RTS/ SPI2_MOSI	-
86	-	-	A6	-	PD5	I/O	FT	PD5	USART2_TX	-
87	-	-	В6	-	PD6	I/O	FT	PD6	USART2_RX	-
88	-	-	A5	-	PD7	I/O	FT	PD7	USART2_CK/ TIM9_CH2	-
89	55	A5	A8	39	PB3	I/O	FT	JTDO	TIM2_CH2/PB3/ SPI1_SCK/ LCD_SEG7/JTDO	COMP2_INM
90	56	A4	A7	40	PB4	I/O	FT	NJTRST	TIM3_CH1/PB4/ SPI1_MISO/LCD_SEG8 /NJTRST	COMP2_INP
91	57	C4	C5	41	PB5	I/O	FT	PB5	I2C1_SMBA/TIM3_CH2/ SPI1_MOSI/LCD_SEG9	COMP2_INP
92	58	D3	B5	42	PB6	I/O	FT	PB6	I2C1_SCL/TIM4_CH1/ USART1_TX	-
93	59	СЗ	B4	43	PB7	I/O	FT	PB7	I2C1_SDA/TIM4_CH2/ USART1_RX	PVD_IN
94	60	В4	A4	44	воото	I	В	воото	-	-
95	61	В3	A3	45	PB8	I/O	FT	PB8	TIM4_CH3/I2C1_SCL/ LCD_SEG16/ TIM10_CH1	-
96	62	А3	ВЗ	46	PB9	I/O	FT	PB9	TIM4_CH4/I2C1_SDA/ LCD_COM3/ TIM11_CH1	-
97	-	-	С3	-	PE0	I/O	FT	PE0	TIM4_ETR/LCD_SEG36 / TIM10_CH1	-



Table 10. Alternate function input/output (continued)


	Digital alternate function number														
Post some	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFOI6	AFIO7	AFI O8	AFI O9	AFIO11	AFIO 12	AFIO 13	AFIO14	AFIO15
Port name		Alternate function													
	SYSTEM	TIM2	TIM3/4	TIM9/10/11	I2C1/2	SPI1/2	N/A	USART 1/2/3	N/A	N/A	LCD	N/A	N/A	RI	SYSTEM
PB4	NJTRST	=	TIM3_CH1	-	-	SPI1_MISO	-	-	-	-	[SEG8]	-	-	-	EVENTOUT
PB5	-	-	TIM3_CH2	-	I2C1_ SMBA	SPI1_MOSI	-	-	-	-	[SEG9]	-	-	-	EVENTOUT
PB6	=	-	TIM4_CH1	-	I2C1_SCL	-	-	USART1_TX	-	-	-	-	-	-	EVENTOUT
PB7	-	-	TIM4_CH2	-	I2C1_SDA	-	-	USART1_RX	-	-	-	-	-	-	EVENTOUT
PB8	-	-	TIM4_CH3	TIM10_CH1*	I2C1_SCL	-	-	-	-	-	SEG16	-	-	-	EVENTOUT
PB9	-	-	TIM4_CH4	TIM11_CH1*	I2C1_SDA	-	-	-	-	-	[COM3]	-	-	-	EVENTOUT
PB10	=	TIM2_CH3	-	-	I2C2_SCL	-	-	USART3_TX	-	-	SEG10	-	-	-	EVENTOUT
PB11	-	TIM2_CH4	-	-	I2C2_SDA	-	-	USART3_RX	-	-	SEG11	-	-	-	EVENTOUT
PB12	-	-	-	TIM10_CH1	I2C2_ SMBA	SPI2_NSS	-	USART3_CK	-	-	SEG12	-	-	-	EVENTOUT
PB13	-	-	-	TIM9_CH1	-	SPI2_SCK	-	USART3_CTS	-	-	SEG13	-	-	-	EVENTOUT
PB14	-	-	-	TIM9_CH2	-	SPI2_MISO	-	USART3_RTS	-	-	SEG14	-	-	-	EVENTOUT
PB15	-	-	-	TIM11_CH1	-	SPI2_MOSI	-	-	-	-	SEG15	-	-	-	EVENTOUT
PC0	-	-	-	-	-	-	-	-	-	-	SEG18	-	-	TIMx_IC1	EVENTOUT
PC1	-	-	-	-	-	-	-	-	-	-	SEG19	-	-	TIMx_IC2	EVENTOUT
PC2	-	-	-	-	-	-	-	-	-	-	SEG20	-	-	TIMx_IC3	EVENTOUT
PC3	-	-	-	-	-	-	-	-	-	-	SEG21	-	-	TIMx_IC4	EVENTOUT
PC4	-	-	-	-	-	-	-	-	-	-	SEG22	-	-	TIMx_IC1	EVENTOUT
PC5	-	-	-	-	-	-	-	-	-	-	SEG23	-	-	TIMx_IC2	EVENTOUT
PC6	=	-	TIM3_CH1	-	-	-	-	-	-	-	SEG24	-	-	TIMx_IC3	EVENTOUT
PC7	-	-	TIM3_CH2	-	-	-	-	-	-	-	SEG25	-	-	TIMx_IC4	EVENTOUT
PC8	-	-	TIM3_CH3	-	-	-	-	-	-	-	SEG26	-	-	TIMx_IC1	EVENTOUT
PC9	-	-	TIM3_CH4	-	-	-	-	-	-	-	SEG27	-	-	TIMx_IC2	EVENTOUT

DocID024330 Rev 4

5 **Memory mapping**

The memory map is shown in the following figure.

Figure 9. Memory map



6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$).

Please refer to device ErrataSheet for possible latest changes of electrical characteristics.

6.1.2 Typical values

Unless otherwise specified, typical data are based on T_A = 25 °C, V_{DD} = 3.0 V (for the 1.65 V \leq V_{DD} \leq 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 10.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 11*.



6.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code. The current consumption is measured as described in *Figure 14: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to Dhrystone 2.1 code, unless otherwise specified.

The current consumption values are derived from the tests performed under ambient temperature T_A=25°C and V_{DD} supply voltage conditions summarized in *Table 14: General operating conditions*, unless otherwise specified.

The MCU is placed under the following conditions:

- All I/O pins are configured in analog input mode.
- All peripherals are disabled except when explicitly mentioned.
- The Flash memory access time, 64-bit access and prefetch is adjusted depending on f_{HCLK} frequency and voltage range to provide the best CPU performance.
- When the peripherals are enabled f_{APB1} = f_{APB2} = f_{AHB}.
- When PLL is ON, the PLL inputs are equal to HSI = 16 MHz (if internal clock is used) or HSE = 16 MHz (if HSE bypass mode is used).
- The HSE user clock applied to OSC_IN input follows the characteristics specified in Table 27: High-speed external user clock characteristics.
- For maximum current consumption $V_{DD} = V_{DDA} = 3.6 \text{ V}$ is applied to all supply pins.
- For typical current consumption V_{DD} = V_{DDA} = 3.0 V is applied to all supply pins if not specified otherwise.

57

Table 20. Current consumption in Sleep mode

Symbol	Parameter	Cond	litions	f _{HCLK}	Тур	Max ⁽¹⁾	Unit
			Range 3,	1 MHz	50	155	
			V _{CORE} =1.2 V	2 MHz	78.5	235	
			VOS[1:0] = 11	4 MHz	140	370 ⁽³⁾	
		$f_{HSE} = f_{HCLK}$ up to 16 MHz included, $f_{HSE} = f_{HCLK}/2$	Range 2,	4 MHz	165	375	
			V _{CORE} =1.5 V	8 MHz	310	530	
		above 16 MHz (PLL ON) ⁽²⁾	VOS[1:0] = 10	16 MHz	590	1000	
	O h .		Range 1,	8 MHz	350	615	
	Supply current in		V _{CORE} =1.8 V	16 MHz	680	1200	
	Sleep		VOS[1:0] = 01	32 MHz	1600	2350	μΑ
	mode, Flash OFF		Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	16 MHz	640	970	
			Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	32 MHz	1600	2350	
			Range 3,	65 kHz	19	60	
		MSI clock, 524 kHz	V _{CORE} =1.2 V	524 kHz	33	90	
I _{DD}		MSI clock, 4.2 MHz	VOS[1:0] = 11	4.2 MHz	145	210	
(Sleep)			Range 3,	1 MHz	60.5	145	
			V _{CORE} =1.2 V VOS[1:0] = 11	2 MHz	89.5	225	
				4 MHz	150	360	
		f _{HSE} = f _{HCLK} up to 16 MHz included,	Range 2,	4 MHz	180	370	
		$f_{HSE} = f_{HCLK}/2$	V _{CORE} =1.5 V	8 MHz	320	490	
		above 16 MHz (PLL ON) ⁽²⁾	VOS[1:0] = 10	16 MHz	605	895	
	Supply	311)	Range 1,	8 MHz	380	565	
	current in		V _{CORE} =1.8 V	16 MHz	695	1070	
	Sleep		VOS[1:0] = 01	32 MHz	1600	2200	μΑ
		HSI clock source	Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	16 MHz	650	970	
		(16 MHz)	Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	32 MHz	1600	2320	
		MSI clock, 65 kHz	Range 3,	65 kHz	29.5	65	
		MSI clock, 524 kHz	V _{CORE} =1.2V	524 kHz	44	80	
		MSI clock, 4.2 MHz	VOS[1:0] = 11	4.2 MHz	155	220	

- 1. Guaranteed by characterization results, unless otherwise specified.
- 2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register)
- 3. Guaranteed by test in production.



Table 26. Low-power mode wakeup timings

Symbol	Parameter	Conditions	Тур	Max ⁽¹⁾	Unit
twusleep	Wakeup from Sleep mode	f _{HCLK} = 32 MHz	0.4	-	
t	Wakeup from Low-power sleep mode	f _{HCLK} = 262 kHz Flash enabled	46	-	
twusleep_lp	f _{HCLK} = 262 kHz	f _{HCLK} = 262 kHz Flash switched OFF	46	-	
	Wakeup from Stop mode, regulator in Run mode	f _{HCLK} = f _{MSI} = 4.2 MHz	8.2	-	
		f _{HCLK} = f _{MSI} = 4.2 MHz Voltage Range 1 and 2	7.7	8.9	
		f _{HCLK} = f _{MSI} = 4.2 MHz Voltage Range 3	8.2	13.1	μs
t _{WUSTOP}	Wakeup from Stop mode,	f _{HCLK} = f _{MSI} = 2.1 MHz	10.2	13.4	
	regulator in low-power mode	$f_{HCLK} = f_{MSI} = 1.05 \text{ MHz}$	16	20	
		f _{HCLK} = f _{MSI} = 524 kHz	31	37	
		f _{HCLK} = f _{MSI} = 262 kHz	57	66	
		$f_{HCLK} = f_{MSI} = 131 \text{ kHz}$	112	123	
		f _{HCLK} = MSI = 65 kHz	221	236	
	Wakeup from Standby mode FWU bit = 1	f _{HCLK} = MSI = 2.1 MHz	58	104	
^t wustdby	Wakeup from Standby mode FWU bit = 0	f _{HCLK} = MSI = 2.1 MHz	2.6	3.25	ms

^{1.} Guaranteed by characterization results, unless otherwise specified



6.3.6 External clock source characteristics

High-speed external user clock generated from an external source


In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO. The external clock signal has to respect the I/O characteristics in *Section 6.3.13*. However, the recommended clock input waveform is shown in *Figure 15*.

Table 27. High-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	User external clock source	CSS is on or PLL is used	1	8	32	MHz
f _{HSE_ext}	frequency	CSS is off, PLL not used	0	0	32	IVII IZ
V _{HSEH}	OSC_IN input pin high level voltage		0.7V _{DD}	-	V_{DD}	
V _{HSEL}	OSC_IN input pin low level voltage		V_{SS}		0.3V _{DD}	
$t_{w(HSEH)} \ t_{w(HSEL)}$	OSC_IN high or low time	-	12	ı	-	ns
t _{r(HSE)}	OSC_IN rise or fall time		-	-	20	10
C _{in(HSE)}	OSC_IN input capacitance	-	-	2.6	-	pF

^{1.} Guaranteed by design.

Figure 15. High-speed external clock source AC timing diagram



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
С	Recommended load capacitance versus equivalent serial resistance of the crystal (R _S) ⁽³⁾	R _S = 30 Ω	-	20	-	pF
I _{HSE}	HSE driving current	V _{DD} = 3.3 V, V _{IN} = V _{SS} with 30 pF load	-	-	3	mA
	HSE oscillator power	C = 20 pF $f_{OSC} = 16 \text{ MHz}$	ı	i	2.5 (startup) 0.7 (stabilized)	mA
IDD(HSE)	consumption	C = 10 pF f _{OSC} = 16 MHz	ı	i	2.5 (startup) 0.46 (stabilized)	ША
9 _m	Oscillator transconductance	Startup	3.5	-	-	mA /V
t _{SU(HSE)}	Startup time	V _{DD} is stabilized	-	1	-	ms

Table 29. HSE oscillator characteristics⁽¹⁾⁽²⁾ (continued)

- 1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
- 2. Guaranteed by characterization results.
- 3. The relatively low value of the RF resistor offers a good protection against issues resulting from use in a humid environment, due to the induced leakage and the bias condition change. However, it is recommended to take this point into account if the MCU is used in tough humidity conditions.
- 4. t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 17*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} . Refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website *www.st.com*.




Figure 24. SPI timing diagram - master mode⁽¹⁾

1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

USB characteristics

The USB interface is USB-IF certified (full speed).

Table 51. USB startup time

Symbol	Parameter	Max	Unit
t _{STARTUP} ⁽¹⁾	USB transceiver startup time	1	μs

1. Guaranteed by design.

	Table 55. ADC	characteristics (co	nunueu)			
Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
		Direct channels 2.4 V ≤V _{DDA} ≤3.6 V	0.25	-	-		
		Multiplexed channels 2.4 V ≤V _{DDA} ≤3.6 V	0.56	-	-		
t _S	Sampling time ⁽⁵⁾	Direct channels 1.8 V ≤V _{DDA} ≤2.4 V	0.56	-	-	μs	
		Multiplexed channels 1.8 V ≤V _{DDA} ≤2.4 V	1	-	-		
		-	4	-	384	1/f _{ADC}	
		f _{ADC} = 16 MHz	1	-	24.75	μs	
t _{CONV}	Total conversion time (including sampling time)	-	phase)	4 to 384 (sampling phase) +12 (successive approximation)			
C	Internal sample and hold	Direct channels	-	16	-	25	
C_{ADC}	capacitor	Multiplexed channels	- 16		-	pF	
f	External trigger frequency	12-bit conversions	-	-	Tconv+1	1/f _{ADC}	
f _{TRIG}	Regular sequencer	6/8/10-bit conversions	-	-	Tconv	1/f _{ADC}	
f	External trigger frequency	12-bit conversions	-	-	Tconv+2	1/f _{ADC}	
f _{TRIG}	Injected sequencer	6/8/10-bit conversions	-	-	Tconv+1	1/f _{ADC}	
R _{AIN}	Signal source impedance ⁽⁵⁾	-	-	-	50	κΩ	
+	Injection trigger conversion	f _{ADC} = 16 MHz	219	-	281	ns	
t _{lat}	latency	-	3.5	-	4.5	1/f _{ADC}	
+	Regular trigger conversion	f _{ADC} = 16 MHz	156	-	219	ns	
t _{latr}	latency	-	2.5	-	3.5	1/f _{ADC}	
	5 "			ĺ	0.5		

Table 55. ADC characteristics (continued)

- one constant (max 300 μA)

t_{STAB}

Power-up time

- one variable (max 400 μ A), only during sampling time + 2 first conversion pulses.

So, peak consumption is 300+400 = 700 μA and average consumption is 300 + [(4 sampling + 2) /16] x 400 = 450 μA at 1Msps

- V_{REF+} can be internally connected to V_{DDA} and V_{REF-} can be internally connected to V_{SSA}, depending on the package. Refer to Section 4: Pin descriptions for further details.
- 4. V_{SSA} or V_{REF-} must be tied to ground.
- 5. See Table 57: Maximum source impedance RAIN max for RAIN limitations

577

μs

The V_{REF+} input can be grounded if neither the ADC nor the DAC are used (this allows to shut down an external voltage reference).

^{2.} The current consumption through $\ensuremath{V_{REF}}$ is composed of two parameters:

6.3.20 Comparator

Table 61. Comparator 1 characteristics

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
V_{DDA}	Analog supply voltage	-	1.65		3.6	V
R _{400K}	R _{400K} value	-	-	400	-	kΩ
R _{10K}	R _{10K} value	-	-	10	-	KZ2
V _{IN}	Comparator 1 input voltage range	-	0.6	-	V_{DDA}	٧
t _{START}	Comparator startup time	-	-	7	10	ue
td	Propagation delay ⁽²⁾	-	-	3	10	μs
Voffset	Comparator offset	-	-	£	±10	mV
d _{Voffset} /dt	Comparator offset variation in worst voltage stress conditions	$\begin{aligned} &V_{DDA} = 3.6 \text{ V} \\ &V_{IN+} = 0 \text{ V} \\ &V_{IN-} = V_{REFINT} \\ &T_A = 25 ^{\circ}\text{ C} \end{aligned}$	0	1.5	10	mV/1000 h
I _{COMP1}	Current consumption ⁽³⁾	-	-	160	260	nA

^{1.} Guaranteed by characterization results.



^{2.} The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.

^{3.} Comparator consumption only. Internal reference voltage not included.

Table 64. LQPF100 14 x 14 mm, 100-pin low-profile quad flat package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min	Тур	Max	Min	Тур	Max
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591
D3	-	12.000	-	-	0.4724	-
E	15.800	16.000	16.200	0.6220	0.6299	0.6378
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591
E3	-	12.000	-	-	0.4724	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°
ccc	-	-	0.080	-	-	0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

7.3 LQFP48 7 x 7 mm, 48-pin low-profile quad flat package information




Figure 36. LQFP48 7 x 7 mm, 48-pin low-profile quad flat package outline

1. Drawing is not to scale.



7.4 UFQFPN48 7 x 7 mm, 0.5 mm pitch, package information

Pin 1 identifier laser marking area D Seating \triangle ddd b Detail Y D Exposed pad D2 area C 0.500x45° R 0.125 typ Detail Z E2 A0B9 ME V3

Figure 39. UFQFPN48 7 x 7 mm, 0.5 mm pitch, package outline


- 1. Drawing is not to scale.
- 2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
- There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and solder this back-side pad to PCB ground.

Table 67. UFQFPN48 7 x 7 mm, 0.5 mm pitch, package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min	Тур	Max	Min	Тур	Max
Α	0.500	0.550	0.600	0.0197	0.0217	0.0236
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020
D	6.900	7.000	7.100	0.2717	0.2756	0.2795
E	6.900	7.000	7.100	0.2717	0.2756	0.2795
D2	5.500	5.600	5.700	0.2165	0.2205	0.2244
E2	5.500	5.600	5.700	0.2165	0.2205	0.2244
L	0.300	0.400	0.500	0.0118	0.0157	0.0197
Т	-	0.152	-	-	0.0060	-
b	0.200	0.250	0.300	0.0079	0.0098	0.0118
е	-	0.500	-	-	0.0197	-
ddd	-	-	0.080	-	-	0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 40. UFQFPN48 7 x 7 mm, 0.5 mm pitch, package recommended footprint



1. Dimensions are in millimeters.

Table 74. Document revision history (continued)

Date	Revision	Changes
25-Apr-2016	4	Updated Section 7: Package information structure: Paragraph titles and paragraph heading level. Updated Section 7: Package information for all package device markings, adding text for device orientation versus pin 1/ ball A1 identifier. Updated Figure 32: LQFP100 14 x 14 mm, 100-pin package top view example removing gate mark. Updated Table 65: LQFP64 10 x 10 mm, 64-pin low-profile quad flat package mechanical data. Updated Section 7.5: UFBGA100 7 x 7 mm, 0.5 mm pitch, ultra thin fine-pitch ball grid array package information adding Table 69: UFBGA100 7 x 7 mm, 0.5 mm pitch, recommended PCB design rules and Figure 43: UFBGA100 7 x 7 mm, 0.5 mm pitch, ultra thin fine-pitch ball grid array package recommended footprint. Updated Section 7.6: TFBGA64 5 x 5 mm, 0.5 mm pitch, thin fine-pitch ball grid array package information adding Table 71: TFBGA64 5 x 5 mm, 0.5 mm pitch, thin fine-pitch ball grid array package recommended FCB design rules and changing Figure 46: TFBGA64, 5 x 5 mm, 0.5 mm pitch, thin fine-pitch ball grid array package recommended footprint. Updated Table 17: Embedded internal reference voltage temperature coefficient at 100ppm/°C and table note 3: "guaranteed by design" changed by "guaranteed by characteristics new maximum threshold voltage temperature coefficient at 100ppm/°C. Updated Table 62: Comparator 2 characteristics new maximum threshold voltage temperature coefficient at 100ppm/°C. Updated Table 40: ESD absolute maximum ratings CDM class. Updated Table 11: Voltage characteristics adding note about V _{REF-pin} . Updated Table 3: Functionalities depending on the operating power supply range LSI and LSE functionalities putting "Y" in Standby mode. Removed note 1 below Figure 2: Clock tree. Updated Table 58: DAC characteristics resistive load.

