



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, Cap Sense, DMA, I ² S, POR, PWM, WDT
Number of I/O	51
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 20x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l151rbt7atr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.2 Ultra-low-power device continuum

The ultra-low-power family offers a large choice of cores and features. From a proprietary 8bit core up to the Cortex-M3, including the Cortex-M0+, the STM8Lx and STM32Lx series offer the best range of choices to meet your requirements in terms of ultra-low-power features. The STM32 Ultra-low-power series is an ideal fit for applications like gas/water meters, keyboard/mouse, or wearable devices for fitness and healthcare. Numerous built-in features like LCD drivers, dual-bank memory, low-power Run mode, op-amp, AES-128bit, DAC, crystal-less USB and many others, allow to build highly cost-optimized applications by reducing the BOM.

Note: STMicroelectronics as a reliable and long-term manufacturer ensures as much as possible the pin-to-pin compatibility between any STM8Lx and STM32Lx devices and between any of the STM32Lx and STM32Fx series. Thanks to this unprecedented scalability, your existing applications can be upgraded to respond to the latest market features and efficiency demand.

2.2.1 Performance

All families incorporate highly energy-efficient cores with both Harvard architecture and pipelined execution: advanced STM8 core for STM8L families and ARM Cortex-M3 core for STM32L family. In addition specific care for the design architecture has been taken to optimize the mA/DMIPS and mA/MHz ratios.

This allows the ultra-Low-power performance to range from 5 up to 33.3 DMIPs.

2.2.2 Shared peripherals

STM8L15xxx and STM32L1xxxx share identical peripherals which ensure a very easy migration from one family to another:

- Analog peripherals: ADC, DAC and comparators
- Digital peripherals: RTC and some communication interfaces

2.2.3 Common system strategy

To offer flexibility and optimize performance, the STM8L15xxx and STM32L1xxxx families use a common architecture:

- Common power supply range from 1.65 V to 3.6 V, (1.65 V at power down only for STM8L15xxx devices)
- Architecture optimized to reach ultra-low consumption both in low-power modes and Run mode
- Fast startup strategy from low-power modes
- Flexible system clock
- Ultra-safe reset: same reset strategy including power-on reset, power-down reset, brownout reset and programmable voltage detector.

2.2.4 Features

ST ultra-low-power continuum also lies in feature compatibility:

- More than 10 packages with pin count from 20 to 144 pins and size down to 3 x 3 mm
- Memory density ranging from 4 to 512 Kbytes

DocID024330 Rev 4



		Functionalitie	s depending on	the operating pov	ver supply range
Operating supply r	•.	DAC and ADC operation USB		Dynamic voltage scaling range	I/O operation
V _{DD} = 2.	.0 to 2.4 V	Conversion time up to 500 Ksps	Functional ⁽⁴⁾		Full speed operation
V _{DD} = 2.	DD = 2.4 to 3.6 V Conversion time up to 1 Msps		Functional ⁽²⁾	Range 1, Range 2 or Range 3	Full speed operation

Table 3. Functionalities depending on the operating power supply range (continued)

 CPU frequency changes from initial to final must respect "F_{CPU} initial < 4*F_{CPU} final" to limit V_{CORE} drop due to current consumption peak when frequency increases. It must also respect 5 µs delay between two changes. For example to switch from 4.2 MHz to 32 MHz, you can switch from 4.2 MHz to 16 MHz, wait 5 µs, then switch from 16 MHz to 32 MHz.

2. Should be USB-compliant from I/O voltage standpoint, the minimum V_{DD} is 3.0 V.

Table 4. CPU frequency range depending on dynamic voltage scaling

CPU frequency range	Dynamic voltage scaling range
16 MHz to 32 MHz (1ws) 32 kHz to 16 MHz (0ws)	Range 1
8 MHz to 16 MHz (1ws) 32 kHz to 8 MHz (0ws)	Range 2
2.1 MHz to 4.2 MHz (1ws) 32 kHz to 2.1 MHz (0ws)	Range 3



			Low-	Low-		Stop	Standby	
lps	Run/Active	Sleep	power Run	power Sleep		Wakeup capability		Wakeup capability
DAC	Y	Y	Y	Y	Y	-	-	-
Temperature sensor	Y	Y	Y	Y	Y	-	-	-
Comparators	Y	Y	Y	Y	Y	Y	-	-
16-bit Timers	Y	Y	Y	Y	-	-	-	-
IWDG	Y	Y	Y	Y	Y	Y	Y	Y
WWDG	Y	Y	Y	Y	-	-	-	-
Touch sensing	Y	-	-	-	-	-	-	-
Systick Timer	Y	Y	Y	Y	-	-	-	-
GPIOs	Y	Y	Y	Y	Y	Y	-	3 pins
Wakeup time to Run mode	0 µs	0.4 µs	3 µs	46 µs		< 8 µs 58 µs		58 µs
						l3 μΑ (No) V _{DD} =1.8 V	0.27 μΑ (No RTC) V _{DD} =1.8 V	
Consumption	Down to	Down to	Down to	Down to		3 µA (with) V _{DD} =1.8 V	0.87 µA (with RTC) V _{DD} =1.8 V	
V _{DD} =1.8V to 3.6V (Typ)	185 µA/MHz (from Flash)	36.9 µA/MHz (from Flash)	10.9 µA	5.5 µA		l4 μΑ (No) V _{DD} =3.0 V	0.28 μΑ (No RTC) V _{DD} =3.0 V	
						8 µA (with) V _{DD} =3.0 V		1 μΑ (with) V _{DD} =3.0 V

Table 5. Working mode-dependent functionalities (fro	rom Run/active down to standby) (continued)
--	---

1. The startup on communication line wakes the CPU which was made possible by an EXTI, this induces a delay before entering run mode.

3.2 ARM[®] Cortex[®]-M3 core with MPU

The ARM[®] Cortex[®]-M3 processor is the industry leading processor for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM[®] Cortex[®]-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The memory protection unit (MPU) improves system reliability by defining the memory attributes (such as read/write access permissions) for different memory regions. It provides up to eight different regions and an optional predefined background region.

Owing to its embedded ARM core, the STM32L151x6/8/B-A and STM32L152x6/8/B-A devices are compatible with all ARM tools and software.



3.4 Clock management

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

- Clock prescaler: to get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler
- **Safe clock switching**: clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management**: to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- **Master clock source**: three different clock sources can be used to drive the master clock:
 - 1-24 MHz high-speed external crystal (HSE), that can supply a PLL
 - 16 MHz high-speed internal RC oscillator (HSI), trimmable by software, that can supply a PLL
 - Multispeed internal RC oscillator (MSI), trimmable by software, able to generate 7 frequencies (65.5 kHz, 131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.1 MHz, 4.2 MHz) with a consumption proportional to speed, down to 750 nA typical. When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be trimmed by software down to a ±0.5% accuracy.
- **Auxiliary clock source**: two ultra-low-power clock sources that can be used to drive the LCD controller and the real-time clock:
 - 32.768 kHz low-speed external crystal (LSE)
 - 37 kHz low-speed internal RC (LSI), also used to drive the independent watchdog. The LSI clock can be measured using the high-speed internal RC oscillator for greater precision.
- **RTC and LCD clock sources:** the LSI, LSE or HSE sources can be chosen to clock the RTC and the LCD, whatever the system clock.
- **USB clock source:** the embedded PLL has a dedicated 48 MHz clock output to supply the USB interface.
- **Startup clock:** after reset, the microcontroller restarts by default with an internal 2.1 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- Clock security system (CSS): this feature can be enabled by software. If a HSE clock failure occurs, the master clock is automatically switched to HSI and a software interrupt is generated if enabled.
- Clock-out capability (MCO: microcontroller clock output): it outputs one of the internal clocks for external use by the application.

Several prescalers allow the configuration of the AHB frequency, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the AHB and the APB domains is 32 MHz. See *Figure 2* for details on the clock tree.



3.7 Memories

The STM32L151x6/8/B-A and STM32L152x6/8/B-A devices have the following features:

- Up to 32 Kbytes of embedded RAM accessed (read/write) at CPU clock speed with 0 wait states. With the enhanced bus matrix, operating the RAM does not lead to any performance penalty during accesses to the system bus (AHB and APB buses).
- The non-volatile memory is divided into three arrays:
 - 32, 64 or 128 Kbyte of embedded Flash program memory
 - 4 Kbytes of data EEPROM
 - Options bytes

The options bytes are used to write-protect or read-out-protect the memory (with 4 KB granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no readout protection
- Level 1: memory readout protection, the Flash memory cannot be read from or written to if either debug features are connected or boot in RAM is selected
- Level 2: chip readout protection, debug features (Cortex-M3 JTAG and serial wire) and boot in RAM selection disabled (JTAG fuse)

The whole non-volatile memory embeds the error correction code (ECC) feature. The user area of the Flash memory can be protected against Dbus read access by the PCROP feature (see RM0038 for details).

3.8 DMA (direct memory access)

The flexible 7-channel, general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I^2C , USART, general-purpose timers and ADC.



3.12 Ultra-low-power comparators and reference voltage

The STM32L151x6/8/B-A and STM32L152x6/8/B-A devices embed two comparators sharing the same current bias and reference voltage. The reference voltage can be internal or external (coming from an I/O).

- one comparator with fixed threshold
- one comparator with rail-to-rail inputs, fast or slow mode. The threshold can be one of the following:
 - DAC output
 - External I/O
 - Internal reference voltage (V_{REFINT}) or V_{REFINT} submultiple (1/4, 1/2, 3/4)

Both comparators can wake up from Stop mode, and be combined into a window comparator.

The internal reference voltage is available externally via a low-power / low-current output buffer (driving current capability of 1 µA typical).

3.13 Routing interface

The highly flexible routing interface allows the application firmware to control the routing of different I/Os to the TIM2, TIM3 and TIM4 timer input captures. It also controls the routing of internal analog signals to ADC1, COMP1 and COMP2 and the internal reference voltage V_{REFINT} .

3.14 Touch sensing

The STM32L151x6/8/B-A and STM32L152x6/8/B-A devices provide a simple solution for adding capacitive sensing functionality to any application. These devices offer up to 20 capacitive sensing channels distributed over 10 analog I/O groups. Both software and timer capacitive sensing acquisition modes are supported.

Capacitive sensing technology is able to detect the presence of a finger near a sensor which is protected from direct touch by a dielectric (glass, plastic, ...). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle. It consists of charging the sensor capacitance and then transferring a part of the accumulated charges into a sampling capacitor until the voltage across this capacitor has reached a specific threshold. The capacitive sensing acquisition only requires few external components to operate. This acquisition is managed directly by the GPIOs, timers and analog I/O groups (see Section 3.13: Routing interface).

Reliable touch sensing functionality can be quickly and easily implemented using the free STM32L1xx STMTouch touch sensing firmware library.

3.15 Timers and watchdogs

The ultra-low-power STM32L151x6/8/B-A and STM32L152x6/8/B-A devices include six general-purpose timers, two basic timers and two watchdog timers.

Table 7 compares the features of the general-purpose and basic timers.



DocID024330 Rev 4

		Pins	;						Pins functions				
LQFP100	LQFP64	TFBGA64	UFBGA100	LQFP48 or UFQFPN48	Pin name	Pin type ⁽¹⁾	I/O structure	Main function ⁽²⁾ (after reset)	Alternate functions	Additional functions			
1	-	-	B2	-	PE2	I/O	FT	PE2	TRACECLK/ LCD_SEG38/TIM3_ETR	-			
2	-	-	A1	-	PE3	I/O	FT	PE3	TRACED0/ LCD_SEG39/TIM3_CH1	-			
3	-	-	B1	-	PE4	I/O	FT	PE4	TRACED1/TIM3_CH2	-			
4	-	-	C2	-	PE5	I/O	FT	PE5	TRACED2/TIM9_CH1	-			
5	-	-	D2	-	PE6-WKUP3	I/O	FT	PE6	TRACED3/TIM9_CH2	WKUP3 /RTC_TAMP3			
6	1	B2	E2	1	V _{LCD} ⁽³⁾	S		V _{LCD}	-	-			
7	2	A2	C1	2	PC13-WKUP2	I/O	FT	PC13	-	RTC_TAMP1/ RTC_TS/ RTC_OUT/ WKUP2			
8	3	A1	D1	3	PC14- OSC32_IN ⁽⁴⁾	I/O	тс	PC14	-	OSC32_IN			
9	4	B1	E1	4	PC15- OSC32_OUT (4)	I/O	тс	PC15	-	OSC32_OUT			
10	-	-	F2	-	V _{SS_5}	S	-	V _{SS_5}	-	-			
11	-	-	G2	-	V _{DD_5}	S	-	V_{DD_5}	-	-			
12	5	C1	F1	5	PH0-OSC_IN ⁽⁵⁾	I/O	TC	PH0	-	OSC_IN			
13	6	D1	G1	6	PH1-OSC_OUT	I/O	тс	PH1	-	OSC_OUT			
14	7	E1	H2	7	NRST	I/O	RST	NRST	-	-			
15	8	E3	H1	-	PC0	I/O	FT	PC0	LCD_SEG18	ADC_IN10/ COMP1_INP			
16	9	E2	J2	-	PC1	I/O	FT	PC1	LCD_SEG19	ADC_IN11/ COMP1_INP			
17	10	F2	J3	-	PC2	I/O	FT	PC2	LCD_SEG20	ADC_IN12/ COMP1_INP			
18	11	_(6)	K2	-	PC3	I/O	тс	PC3	LCD_SEG21	ADC_IN13/ COMP1_INP			
19	12	F1	J1	8	V _{SSA}	S	-	V _{SSA}	-	-			



		Pins	;						Pins functions				
LQFP100	LQFP64	TFBGA64	UFBGA100	LQFP48 or UFQFPN48	Pin name	Pin type ⁽¹⁾	I/O structure	Main function ⁽²⁾ (after reset)	Alternate functions	Additional functions			
35	26	F5	M5	18	PB0	I/O	TC	PB0	TIM3_CH3/ LCD_SEG5	ADC_IN8/ COMP1_INP/ VREF_OUT /VLCDRAIL3			
36	27	G5	M6	19	PB1	I/O	FT	PB1	TIM3_CH4/ LCD_SEG6	ADC_IN9/ COMP1_INP/ VREF_OUT			
37	28	G6	L6	20	PB2	I/O	FT	PB2/ BOOT1	BOOT1	VLCDRAIL1			
38	-	-	M7	-	PE7	I/O	тс	PE7	-	ADC_IN22/ COMP1_INP			
39	-	-	L7	-	PE8	I/O	тС	PE8	-	ADC_IN23/ COMP1_INP			
40	-	-	M8	-	PE9	I/O	тС	PE9	TIM2_CH1_ETR	ADC_IN24/ COMP1_INP			
41	-	-	L8	-	PE10	I/O	тС	PE10	TIM2_CH2	ADC_IN25/ COMP1_INP			
42	-	-	M9	-	PE11	I/O	FT	PE11	TIM2_CH3	VLCDRAIL2			
43	-	-	L9	-	PE12	I/O	FT	PE12	TIM2_CH4/ SPI1_NSS	VLCDRAIL3			
44	-	-	M10	-	PE13	I/O	FT	PE13	SPI1_SCK	-			
45	-	-	M11	-	PE14	I/O	FT	PE14	SPI1_MISO	-			
46	-	-	M12	-	PE15	I/O	FT	PE15	SPI1_MOSI	-			
47	29	G7	L10	21	PB10	I/O	FT	PB10	I2C2_SCL/USART3_TX /TIM2_CH3/ LCD_SEG10	-			
48	30	H7	L11	22	PB11	I/O	FT	PB11	I2C2_SDA/USART3_RX /TIM2_CH4/ LCD_SEG11	-			
49	31	D6	F12	23	V _{SS_1}	S	-	V _{SS_1}	-	-			
50	32	E6	G12	24	V _{DD_1}	S	-	V_{DD_1}	-	-			

Table 9. STM32L151x6/8/B-A and STM32L152x6/8/B-A pin definitions (continued)



5

						Digital alterna	te functior	n number							
Destaura	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFOI6	AFIO7	AFI O8	AFI O9	AFIO11	AFIO 12	AFIO 13	AFIO14	AFIO15
Port name		Alternate function													
	SYSTEM	TIM2	TIM3/4	TIM9/10/11	I2C1/2	SPI1/2	N/A	USART 1/2/3	N/A	N/A	LCD	N/A	N/A	RI	SYSTEM
PB4	NJTRST	-	TIM3_CH1	-	-	SPI1_MISO	-	-	-	-	[SEG8]	-	-	-	EVENTOL
PB5	-	-	TIM3_CH2	-	I2C1_ SMBA	SPI1_MOSI	-	-	-	-	[SEG9]	-	-	-	EVENTOL
PB6	-	-	TIM4_CH1	-	I2C1_SCL	-	-	USART1_TX	-	-	-	-	-	-	EVENTO
PB7	-	-	TIM4_CH2	-	I2C1_SDA	-	-	USART1_RX	-	-	-	-	-	-	EVENTO
PB8	-	-	TIM4_CH3	TIM10_CH1*	I2C1_SCL	-	-	-	-	-	SEG16	-	-	-	EVENTOU
PB9	-	-	TIM4_CH4	TIM11_CH1*	I2C1_SDA	-	-	-	-	-	[COM3]	-	-	-	EVENTOL
PB10	-	TIM2_CH3	-	-	I2C2_SCL	-	-	USART3_TX	-	-	SEG10	-	-	-	EVENTO
PB11	-	TIM2_CH4	-	-	I2C2_SDA	-	-	USART3_RX	-	-	SEG11	-	-	-	EVENTO
PB12	-	-	-	TIM10_CH1	I2C2_ SMBA	SPI2_NSS	-	USART3_CK	-	-	SEG12	-	-	-	EVENTOL
PB13	-	-	-	TIM9_CH1	-	SPI2_SCK	-	USART3_CTS	-	-	SEG13	-	-	-	EVENTOU
PB14	-	-	-	TIM9_CH2	-	SPI2_MISO	-	USART3_RTS	-	-	SEG14	-	-	-	EVENTO
PB15	-	-	-	TIM11_CH1	-	SPI2_MOSI	-	-	-	-	SEG15	-	-	-	EVENTOU
PC0	-	-	-	-	-	-	-	-	-	-	SEG18	-	-	TIMx_IC1	EVENTO
PC1	-	-	-	-	-	-	-	-	-	-	SEG19	-	-	TIMx_IC2	EVENTO
PC2	-	-	-	-	-	-	-	-	-	-	SEG20	-	-	TIMx_IC3	EVENTOL
PC3	-	-	-	-	-	-	-	-	-	-	SEG21	-	-	TIMx_IC4	EVENTO
PC4	-	-	-	-	-	-	-	-	-	-	SEG22	-	-	TIMx_IC1	EVENTO
PC5	-	-	-	-	-	-	-	-	-	-	SEG23	-	-	TIMx_IC2	EVENTO
PC6	-	-	TIM3_CH1	-	-	-	-	-	-	-	SEG24	-	-	TIMx_IC3	EVENTOL
PC7	-	-	TIM3_CH2	-	-	-	-	-	-	-	SEG25	-	-	TIMx_IC4	EVENTO
PC8	-	-	TIM3_CH3	-	-	-	-	-	-	-	SEG26	-	-	TIMx_IC1	EVENTO
PC9	-	-	TIM3_CH4	-	-	-	-	-	-	-	SEG27	-	-	TIMx_IC2	EVENTO

6.1.6 Power supply scheme




Figure 12. Power supply scheme



6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 11: Voltage characteristics*, *Table 12: Current characteristics*, and *Table 13: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbol	Ratings	Min	Мах	Unit
V _{DD} -V _{SS}	External main supply voltage (including V_{DDA} and V_{DD}) ⁽¹⁾	-0.3	4.0	
V _{IN} ⁽²⁾	Input voltage on five-volt tolerant pin	V _{SS} –0.3	V _{DD} +4.0	V
VIN' '	Input voltage on any other pin	V _{SS} -0.3	4.0	
ΔV _{DDx}	Variations between different V _{DD} power pins	-	50	mV
V _{SSX} -V _{SS}	Variations between all different ground pins ⁽³⁾	-	50	
V _{REF+} -V _{DDA}	Allowed voltage difference for $V_{REF+} > V_{DDA}$	-	0.4	V
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	see Section 6	-	

1. All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

2. V_{IN} maximum must always be respected. Refer to *Table 12* for maximum allowed injected current values.

3. Include VREF- pin.

Table 12. Current characteristics

Symbol	Ratings	Max.	Unit
ΣI_{VDD}	Total current into sum of all V_{DD_x} power lines (source) ⁽¹⁾	100	
$\Sigma I_{VSS}^{(2)}$	Total current out of sum of all V_{SS_x} ground lines (sink) ⁽¹⁾	100	
I _{VDD(PIN)}	Maximum current into each V _{DD_x} power pin (source) ⁽¹⁾	70	
I _{VSS(PIN)}	Maximum current out of each V_{SS_x} ground pin (sink) ⁽¹⁾	-70	mA
1	Output current sunk by any I/O and control pin	25	
Ι _{ΙΟ}	Output current sourced by any I/O and control pin	- 25	
21	Total output current sunk by sum of all IOs and control pins ⁽²⁾	60	
ΣΙ _{ΙΟ(ΡΙΝ)}	Total output current sourced by sum of all IOs and control $pins^{(2)}$	-60	
(3)	Injected current on five-volt tolerant I/O ⁽⁴⁾ RST and B pins	-5/+0	
I _{INJ(PIN)} ⁽³⁾	Injected current on any other pin ⁽⁵⁾	± 5	
$\Sigma I_{INJ(PIN)}$	Total injected current (sum of all I/O and control pins) ⁽⁶⁾	± 25	

1. All main power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.



Symbol	Parameter	Conditions	Min	Max	Unit		
		UFBGA100 package	-	339			
		LQFP100 package	-	435			
Р	Power dissipation at TA = 85 °C for	TFBGA64 package	-	308			
P _D	suffix 6 or $TA = 105 \degree C$ for suffix $7^{(4)}$	LQFP64 package	-	444	mW		
		LQFP48 package	-	364			
		UFQFPN48 package	-	606			
T.	Ambient temperature for 6 suffix version	Maximum power dissipation ⁽⁵⁾	-40	85	°C		
TA Ambient temperature for 7 suffix version		Maximum power dissipation	-40	105	C		
т.	Junction temperature range	6 suffix version	-40	105	°C		
TJ	Junction temperature range	7 suffix version	-40	110	C		

 Table 14. General operating conditions (continued)

1. When the ADC is used, refer to *Table 55: ADC characteristics*.

2. It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up and operation.

3. To sustain a voltage higher than V_{DD} +0.3 V, the internal pull-up/pull-down resistors must be disabled.

If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_J max (see Table 13: Thermal characteristics on page 56).

In low-power dissipation state, T_A can be extended to -40°C to 105°C temperature range as long as T_J does not exceed T_J max (see *Table 13: Thermal characteristics on page 56*).

6.3.2 Embedded reset and power control block characteristics

The parameters given in the following table are derived from the tests performed under the ambient temperature condition summarized in the following table.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
	V _{DD} rise time rate	BOR detector enabled	0	-	∞		
t _{VDD} ⁽¹⁾	V _{DD} lise time late	BOR detector disabled	0	-	1000		
^I VDD ^{``'}	V _{DD} fall time rate	BOR detector enabled	20	-	~	µs/V	
		BOR detector disabled	0	-	1000		
T (1)	Popot tomporization	V _{DD} rising, BOR enabled	- 2 3.3		3.3		
T _{RSTTEMPO} ⁽¹⁾	Reset temporization	V _{DD} rising, BOR disabled ⁽²⁾	0.4 0.7 1.6		1.6	ms	
V	Power on/power down reset	Falling edge	1	1.5	1.65	v	
V _{POR/PDR}	threshold	Rising edge	1.3	1.5	1.65	v	

Table 15. Embedded reset and power control block characteristics



Symbol	Parameter	Conc	Conditions			Max ⁽¹⁾	Unit
			Range 3,	1 MHz	185	255	
			V _{CORE} =1.2 V	2 MHz	345	435	μA
		f _{HSE} = f _{HCLK}	VOS[1:0] = 11	4 MHz	645	930	
		up to 16 MHz,	Range 2,	4 MHz	0.755	1.5	
		included f _{HSE} = f _{HCLK} /2 above	V _{CORE} =1.5 V	8 MHz	1.5	2.2	
		16 MHz	VOS[1.0] = 10	16 MHz	3.0	3.6	
	Supply current in	(PLL ON) ⁽²⁾	Range 1, V _{CORE} =1.8 V	8 MHz	1.8	2.9	
I	Run mode, code			16 MHz	3.6	4.3	
I _{DD (Run} from RAM)	executed from RAM, Flash	VOS[1:0]	VOS[1:0] = 01	32 MHz	7.15	8.5	mA
switched off	HSI clock source	Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	16 MHz	2.95	3.7		
		(16 MHz)	Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	32 MHz	7.15	8.7	
		MSI clock, 65 kHz	Range 3,	65 kHz	39	115	
	MSI clock, 524	MSI clock, 524 kHz	V _{CORE} =1.2 V	524 kHz	110	205	μA
		MSI clock, 4.2 MHz	VOS[1:0] = 11	4.2 MHz	690	870	

Table 19. Current consumption in Run mode, code with data processing running from RAM


1. Guaranteed by characterization results, unless otherwise specified.

2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).



Symbol	Parameter	Conditions				Max (1)(2)	Unit
				$T_A = -40^{\circ}C \text{ to } 25^{\circ}C$ $V_{DD} = 1.8 \text{ V}$	1.13	-	
				$T_A = -40^{\circ}C$ to $25^{\circ}C$	1.38	4	
			LCD OFF	T _A = 55°C	1.70	6	
				T _A = 85°C	3.30	10	
		RTC clocked by LSI,		T _A = 105°C	7.80	23	
		regulator in LP mode, HSI		$T_A = -40^{\circ}C$ to $25^{\circ}C$	1.50	6	
		and HSE OFF (no independent	LCD ON (static	T _A = 55°C	1.80	7	
		watchdog)	duty) ⁽³⁾	T _A = 85°C	3.45	12	
				T _A = 105°C	8.02	27	
				$T_A = -40^{\circ}C$ to $25^{\circ}C$	3.80	10	
			LCD ON (1/8 duty) ⁽⁴⁾	T _A = 55°C	4.30	11	-
				T _A = 85°C	6.10	16	
				T _A = 105°C	10.8	44	
	Supply ourront in	RTC clocked by LSE external clock (32.768 kHz), regulator in LP mode, HSI and HSE OFF (no independent watchdog)	LCD OFF	$T_A = -40^{\circ}C$ to $25^{\circ}C$	1.50	-	
I _{DD (Stop}	Supply current in Stop mode with			T _A = 55°C	1.90	-	ΑμΑ
with RTC)	RTC enabled			T _A = 85°C	3.65	-	
				T _A = 105°C	8.25	-	
			LCD ON (static duty) ⁽³⁾	$T_A = -40^{\circ}C$ to $25^{\circ}C$	1.60	-	
				T _A = 55°C	2.05	-	
				T _A = 85°C	3.75	-	
				T _A = 105°C	8.40	-	
				$T_A = -40^{\circ}C$ to $25^{\circ}C$	3.90	-	
			LCD ON (1/8	T _A = 55°C	4.55	-	
			duty) ⁽⁴⁾	T _A = 85°C	6.35	-	
				T _A = 105°C	11.10	-	
				T _A = -40°C to 25°C V _{DD} = 1.8 V	1.23	-	
		RTC clocked by LSE (no independent watchdog) ⁽⁵⁾	LCD OFF	T _A = -40°C to 25°C V _{DD} = 3.0 V	1.50	-	
				$T_A = -40^{\circ}C \text{ to } 25^{\circ}C$ $V_{DD} = 3.6 \text{ V}$	1.75	-	

Table 23. Typical and maximum current consumptions in Stop mode





6.3.6 **External clock source characteristics**

High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO. The external clock signal has to respect the I/O characteristics in Section 6.3.13. However, the recommended clock input waveform is shown in Figure 15.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fure	User external clock source	CSS is on or PLL is used	1	8	32	MHz
^f HSE_ext	frequency	CSS is off, PLL not used	0	0	52	
V _{HSEH}	OSC_IN input pin high level voltage		$0.7V_{DD}$	-	V _{DD}	
V _{HSEL}	OSC_IN input pin low level voltage		V _{SS}		$0.3V_{DD}$	
t _{w(HSEH)} t _{w(HSEL)}	OSC_IN high or low time	-	12	-	-	ns
t _{r(HSE)} t _{f(HSE)}	OSC_IN rise or fall time		-	-	20	115
C _{in(HSE)}	OSC_IN input capacitance	-	-	2.6	-	pF

1. Guaranteed by design.





Figure 15. High-speed external clock source AC timing diagram







6.3.14 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, RPU (see *Table 46*).

Unless otherwise specified, the parameters given in *Table 46* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 14*.

Symbol	Parameter	ameter Conditions Min		Тур	Мах	Unit
V _{IL(NRST)} ⁽¹⁾	NRST input low level voltage	-	-	-	$0.3 V_{DD}$	
V _{IH(NRST)} ⁽¹⁾	NRST input high level voltage	-	0.39 V _{DD} +0.59	-		
V _{OL(NRST)} ⁽¹⁾	NRST output low level voltage	I _{OL} = 2 mA 2.7 V < V _{DD} < 3.6 V	-	-	0.4	V
	The structure will be a solution of the soluti	I _{OL} = 1.5 mA 1.65 V < V _{DD} < 2.7 V	-	-	0.4	
V _{hys(NRST)} ⁽¹⁾	NRST Schmitt trigger voltage hysteresis	-	-	10%V _{DD} ⁽²⁾		mV
R _{PU}	Weak pull-up equivalent resistor ⁽³⁾	$V_{IN} = V_{SS}$	30	45	60	kΩ
V _{F(NRST)} ⁽¹⁾	NRST input filtered pulse	-	-	-	50	ns
V _{NF(NRST)} ⁽¹⁾	NRST input not filtered pulse	-	350	-	-	ns

Table 46. NRST pin characteristics

1. Guaranteed by design.

2. 200 mV minimum value

3. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is around 10%.



Symbol		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Мах	Min	Тур	Мах
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591
D3	-	12.000	-	-	0.4724	-
Е	15.800	16.000	16.200	0.6220	0.6299	0.6378
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591
E3	-	12.000	-	-	0.4724	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°
CCC	-	-	0.080	-	-	0.0031

Table 64. LQPF100 14 x 14 mm, 100-pin low-profile quad flat package
mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.



LQFP64 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.




Figure 35. LQFP64 10 x 10 mm, 64-pin low-profile quad flat package top view example

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



7.3 LQFP48 7 x 7 mm, 48-pin low-profile quad flat package information




Figure 36. LQFP48 7 x 7 mm, 48-pin low-profile quad flat package outline

1. Drawing is not to scale.



Table 68. UFBGA100 7 x 7 mm, 0.5 mm pitch, ultra thin fine-pitch ball grid array	
package mechanical data (continued)	

Symbol		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min Typ		Max
F	0.7	0.75	0.8	0.0276	0.0295	0.0315
ddd	-	-	0.1	-	-	0.0039
eee	-	-	0.15	-	-	0.0059
fff	-	-	0.05	-	-	0.002

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 43. UFBGA100 7 x 7 mm, 0.5 mm pitch, ultra thin fine-pitch ball grid array package recommended footprint




Table 69. UFBGA100 7 x 7 mm, 0.5 mm pitch, recommended PCB design rules

Dimension	Recommended values
Pitch	0.5
Dpad	0.280 mm
Dsm	0.370 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.280 mm
Stencil thickness	Between 0.100 mm and 0.125 mm

