



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, Cap Sense, DMA, I ² S, LCD, POR, PWM, WDT
Number of I/O	37
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 16x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l152c8t6a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

9	Revi	sion his	tory
8	Orde	ering inf	ormation
		7.7.1	Reference document
	7.7	Therma	al characteristics
	7.6		A64 5 x 5 mm, 0.5 mm pitch, thin fine-pitch ball grid ackage information 121
	7.5		A100 7 x 7 mm, 0.5 mm pitch, ultra thin fine-pitch ball and package information
	7.4	UFQFF	PN48 7 x 7 mm, 0.5 mm pitch, package information
	7.3	LQFP4	8 7 x 7 mm, 48-pin low-profile quad flat package information112
	7.2	LQFP6	4 10 x 10 mm, 64-pin low-profile quad flat package information . 109
	7.1		00 14 x 14 mm, 100-pin low-profile quad flat package ation
7	Pack	cage info	ormation
		6.3.21	LCD controller (STM32L152x6/8/B-A devices only) 105
		6.3.20	Comparator
		6.3.19	Temperature sensor characteristics
		6.3.18	DAC electrical specifications
		6.3.17	12-bit ADC characteristics
		6.3.16	Communication interfaces
		6.3.15	TIM timer characteristics
		6.3.14	NRST pin characteristics
		6.3.12	I/O port characteristics
		6.3.11 6.3.12	Electrical sensitivity characteristics 82 I/O current injection characteristics 83
		6.3.10 6.3.11	EMC characteristics
			Memory characteristics
		6.3.9	Mamany abaractoristica 90



1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32L151x6/8/B-A and STM32L152x6/8/B-A ultra-low-power ARM[®] Cortex[®]-M3 based microcontrollers product line.

The ultra-low-power STM32L151x6/8/B-A and STM32L152x6/8/B-A microcontroller family includes devices in 3 different package types: from 48 to 100 pins. Depending on the device chosen, different sets of peripherals are included, the description below gives an overview of the complete range of peripherals proposed in this family.

These features make the ultra-low-power STM32L151x6/8/B-A and STM32L152x6/8/B-A microcontroller family suitable for a wide range of applications:

- Medical and handheld equipment
- Application control and user interface
- PC peripherals, gaming, GPS and sport equipment
- Alarm systems, Wired and wireless sensors, Video intercom
- Utility metering

This STM32L151x6/8/B-A and STM32L152x6/8/B-A datasheet should be read in conjunction with the STM32L1xxxx reference manual (RM0038). The document "Getting started with STM32L1xxxx hardware development" AN3216 gives a hardware implementation overview.

Both documents are available from the STMicroelectronics website www.st.com.

For information on the ARM[®] Cortex[®]-M3 core please refer to the Cortex[®]-M3 Technical Reference Manual, available from the ARM website.

Figure 1 shows the general block diagram of the device family.

Caution: This datasheet does not apply to:

STM32L15xx6/8/B

covered by a separate datasheet.



3.5 Low-power real-time clock and backup registers

The real-time clock (RTC) is an independent BCD timer/counter. Dedicated registers contain the sub-second, second, minute, hour (12/24 hour), week day, date, month, year, in BCD (binary-coded decimal) format. Correction for 28, 29 (leap year), 30, and 31 day of the month are made automatically. The RTC provides two programmable alarms and programmable periodic interrupts with wakeup from Stop and Standby modes.

The programmable wakeup time ranges from 120 µs to 36 hours.

The RTC can be calibrated with an external 512 Hz output, and a digital compensation circuit helps reduce drift due to crystal deviation. The RTC can also be automatically corrected with a 50/60Hz stable power line.

The RTC calendar can be updated on the fly down to sub second precision, which enables network system synchronization. A time stamp can record an external event occurrence, and generates an interrupt.

There are twenty 32-bit backup registers provided to store 80 bytes of user application data. They are cleared in case of tamper detection. Three pins can be used to detect tamper events. A change on one of these pins can reset backup register and generate an interrupt. To prevent false tamper event, like ESD event, these three tamper inputs can be digitally filtered.

3.6 GPIOs (general-purpose inputs/outputs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions, and can be individually remapped using dedicated AFIO registers. All GPIOs are high current capable. The alternate function configuration of I/Os can be locked if needed following a specific sequence in order to avoid spurious writing to the I/O registers. The I/O controller is connected to the AHB with a toggling speed of up to 16 MHz.

External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 23 edge detector lines used to generate interrupt/event requests. Each line can be individually configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 83 GPIOs can be connected to the 16 external interrupt lines. The 7 other lines are connected to RTC, PVD, USB or Comparator events.



3.12 Ultra-low-power comparators and reference voltage

The STM32L151x6/8/B-A and STM32L152x6/8/B-A devices embed two comparators sharing the same current bias and reference voltage. The reference voltage can be internal or external (coming from an I/O).

- one comparator with fixed threshold
- one comparator with rail-to-rail inputs, fast or slow mode. The threshold can be one of the following:
 - DAC output
 - External I/O
 - Internal reference voltage (V_{REFINT}) or V_{REFINT} submultiple (1/4, 1/2, 3/4)

Both comparators can wake up from Stop mode, and be combined into a window comparator.

The internal reference voltage is available externally via a low-power / low-current output buffer (driving current capability of 1 µA typical).

3.13 Routing interface

The highly flexible routing interface allows the application firmware to control the routing of different I/Os to the TIM2, TIM3 and TIM4 timer input captures. It also controls the routing of internal analog signals to ADC1, COMP1 and COMP2 and the internal reference voltage V_{REFINT} .

3.14 Touch sensing

The STM32L151x6/8/B-A and STM32L152x6/8/B-A devices provide a simple solution for adding capacitive sensing functionality to any application. These devices offer up to 20 capacitive sensing channels distributed over 10 analog I/O groups. Both software and timer capacitive sensing acquisition modes are supported.

Capacitive sensing technology is able to detect the presence of a finger near a sensor which is protected from direct touch by a dielectric (glass, plastic, ...). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle. It consists of charging the sensor capacitance and then transferring a part of the accumulated charges into a sampling capacitor until the voltage across this capacitor has reached a specific threshold. The capacitive sensing acquisition only requires few external components to operate. This acquisition is managed directly by the GPIOs, timers and analog I/O groups (see Section 3.13: Routing interface).

Reliable touch sensing functionality can be quickly and easily implemented using the free STM32L1xx STMTouch touch sensing firmware library.

3.15 Timers and watchdogs

The ultra-low-power STM32L151x6/8/B-A and STM32L152x6/8/B-A devices include six general-purpose timers, two basic timers and two watchdog timers.

Table 7 compares the features of the general-purpose and basic timers.



DocID024330 Rev 4

Na	me	Abbreviation	Definition				
Pin r	name		wise specified in brackets below the pin name, the pin function fter reset is the same as the actual pin name Supply pin Input only pin Input / output pin 5 V tolerant I/O Standard 3.3 V I/O Dedicated BOOT0 pin Bidirectional reset pin with embedded weak pull-up resist wise specified by a note, all I/Os are set as floating inputs durin				
		S	Supply pin				
Pin	type	I	Input only pin				
		I/O	Input / output pin				
		FT	5 V tolerant I/O				
I/O str	uoturo	TC	Standard 3.3 V I/O				
1/O Sti	ucluie	B Dedicated BOOT0 pin					
		RST	Bidirectional reset pin with embedded weak pull-up resistor				
No	tes	Unless otherwis and after reset	e specified by a note, all I/Os are set as floating inputs during				
	Alternate functions	Functions selec	ted through GPIOx_AFR registers				
Pin functions	Additional functions	Functions direct	ly selected/enabled through peripheral registers				



46/129

DocID024330 Rev 4

		Digital alternate function number													
Denteran	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFOI6	AFIO7	AFI O8	AFI O9	AFIO11	AFIO 12	AFIO 13	AFIO14	AFIO15
Port name		Alternate function													
	SYSTEM	TIM2	TIM3/4	TIM9/10/11	I2C1/2	SPI1/2	N/A	USART 1/2/3	N/A	N/A	LCD	N/A	N/A	RI	SYSTEM
BOOT0	BOOT0	-	-	-	-	-	-	-	-	-	-	-	-	-	-
NRST	NRST	-	-	-	-	-	-	-	-	-	-	-	-	-	-
PA0-WKUP1	-	TIM2_CH1_ETR	-	-	-	-	-	USART2_CTS	-	-	-	-	-	TIMx_IC1	EVENTOUT
PA1	-	TIM2_CH2	-	-	-	-	-	USART2_RTS	-	-	[SEG0]	-	-	TIMx_IC2	EVENTOUT
PA2	-	TIM2_CH3	-	TIM9_CH1	-	-	-	USART2_TX	-	-	[SEG1]	-	-	TIMx_IC3	EVENTOUT
PA3	-	TIM2_CH4	-	TIM9_CH2	-	-	-	USART2_RX	-	-	[SEG2]	-	-	TIMx_IC4	EVENTOUT
PA4	-	-	-	-	-	SPI1_NSS	-	USART2_CK	-	-	-	-	-	TIMx_IC1	EVENTOUT
PA5	-	TIM2_CH1_ETR	-	-	-	SPI1_SCK	-	-	-	-	-	-	-	TIMx_IC2	EVENTOUT
PA6	-	-	TIM3_CH1	TIM10_CH1	-	SPI1_MISO	-	-	-	-	[SEG3]	-	-	TIMx_IC3	EVENTOUT
PA7	-	-	TIM3_CH2	TIM11_CH1	-	SPI1_MOSI	-	-	-	-	[SEG4]	-	-	TIMx_IC4	EVENTOUT
PA8	МСО	-	-	-	-	-	-	USART1_CK	-	-	[COM0]	-	-	TIMx_IC1	EVENTOUT
PA9	-	-	-	-	-	-	-	USART1_TX	-	-	[COM1]	-	-	TIMx_IC2	EVENTOUT
PA10	-	-	-	-	-	-	-	USART1_RX	-	-	[COM2]	-	-	TIMx_IC3	EVENTOUT
PA11	-	-	-	-	-	SPI1_MISO	-	USART1_CTS	-	-	-	-	-	TIMx_IC4	EVENTOUT
PA12	-	-	-	-	-	SPI1_MOSI	-	USART1_RTS	-	-	-	-	-	TIMx_IC1	EVENTOUT
PA13	JTMS- SWDIO	-	-	-	-	-	-	-	-	-	-	-	-	TIMx_IC2	EVENTOUT
PA14	JTCK- SWCLK	-	-	-	-	-	-	-	-	-	-	-	-	TIMx_IC3	EVENTOUT
PA15	JTDI	TIM2_CH1_ETR	-	-	-	SPI1_NSS	-	-	-	-	SEG17	-	-	TIMx_IC4	EVENTOUT
PB0	-	-	TIM3_CH3	-	-	-	-	-	-	-	[SEG5]	-	-	-	EVENTOUT
PB1	-	-	TIM3_CH4	-	-	-	-	-	-	-	[SEG6]	-	-	-	EVENTOUT
PB2	BOOT1	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENTOUT
PB3	JTDO	TIM2_CH2	-	-	-	SPI1_SCK	-	-	-	-	[SEG7]	-	-	-	EVENTOUT

Table 10. Alternate function input/output

Pin descriptions



5

Digital alternate function number AFI O9 AFI AFIO AFIO AFIO2 AFIO4 AFIO5 AFOI6 AFIO11 AFIO0 AFIO1 AFIO3 AFIO7 AFIO14 AFIO15 08 13 12 Port name Alternate function USART SYSTEM TIM2 TIM3/4 TIM9/10/11 I2C1/2 SPI1/2 N/A N/A N/A LCD N/A N/A RI SYSTEM 1/2/3 PD10 USART3_CK TIMx_IC3 EVENTOUT ------------TIMx_IC4 PD11 USART3_CTS -EVENTOUT -----------PD12 TIM4 CH1 USART3_RTS TIMx IC1 EVENTOUT -_ ---------TIM4_CH2 PD13 TIMx_IC2 EVENTOUT ------------PD14 TIM4_CH3 TIMx_IC3 EVENTOUT ------------TIM4_CH4 _ -TIMx_IC4 EVENTOUT PD15 _ _ -_ -----_ TIM4 ETR TIM10 CH1 TIMx_IC1 EVENTOUT PE0 -----------TIM11_CH1 TIMx_IC2 EVENTOUT PE1 -----------TIMx_IC3 PE2 TRACECK TIM3 ETR EVENTOUT -----------TIMx_IC4 PE3 TRACED0 TIM3_CH1 EVENTOUT -----------TIMx_IC1 PE4 -EVENTOUT TRACED1 -TIM3 CH2 ---------PE5 TRACED2 TIM9 CH1* -TIMx_IC2 EVENTOUT ----------PE6 TRACED3 TIM9_CH2* TIMx_IC3 EVENTOUT -----------TIMx_IC4 EVENTOUT PE7 ------------TIMx_IC1 EVENTOUT PE8 ------------TIMx_IC2 EVENTOUT PE9 TIM2 CH1 ETR ------------EVENTOUT **PE10** TIM2_CH2 -TIMx_IC3 -----------EVENTOUT **PE11** TIM2_CH3 TIMx_IC4 ------------PE12 TIMx_IC1 EVENTOUT TIM2_CH4 SPI1_NSS -----------TIMx_IC2 EVENTOUT PE13 -SPI1_SCK -----------PE14 SPI1_MISO TIMx_IC3 EVENTOUT ------------PE15 SPI1_MOSI TIMx_IC4 EVENTOUT ------------PH0-----------. --_ -OSC_IN

Table 10. Alternate function input/output (continued)

49/129

Pin descriptions

6.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code. The current consumption is measured as described in *Figure 14: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to Dhrystone 2.1 code, unless otherwise specified.

The current consumption values are derived from the tests performed under ambient temperature $T_A=25^{\circ}C$ and V_{DD} supply voltage conditions summarized in *Table 14: General operating conditions*, unless otherwise specified.

The MCU is placed under the following conditions:

- All I/O pins are configured in analog input mode.
- All peripherals are disabled except when explicitly mentioned.
- The Flash memory access time, 64-bit access and prefetch is adjusted depending on f_{HCLK} frequency and voltage range to provide the best CPU performance.
- When the peripherals are enabled $f_{APB1} = f_{APB2} = f_{AHB}$.
- When PLL is ON, the PLL inputs are equal to HSI = 16 MHz (if internal clock is used) or HSE = 16 MHz (if HSE bypass mode is used).
- The HSE user clock applied to OSC_IN input follows the characteristics specified in *Table 27: High-speed external user clock characteristics*.
- For maximum current consumption $V_{DD} = V_{DDA} = 3.6$ V is applied to all supply pins.
- For typical current consumption V_{DD} = V_{DDA} = 3.0 V is applied to all supply pins if not specified otherwise.



Symbol	Parameter	Conc	litions	f _{HCLK}	Тур	Max ⁽¹⁾	Unit
			Range 3,	1 MHz	185	255	
		V _{CORE} =1.2 V	2 MHz	345	435	μA	
	f _{HSE} = f _{HCLK}	VOS[1:0] = 11	4 MHz	645	930		
		up to 16 MHz,	Range 2,	4 MHz	0.755	1.5	
		included f _{HSE} = f _{HCLK} /2 above	V _{CORE} =1.5 V	8 MHz	1.5	2.2	
	16 MHz	VOS[1:0] = 10	16 MHz	3.0	3.6		
	Supply ourrent in		V _{CORE} =1.8 V	8 MHz	1.8	2.9	
	Supply current in Run mode, code			16 MHz	3.6	4.3	
I _{DD (Run} from RAM)	executed from		VOS[1:0] = 01	32 MHz	7.15	435 930 1.5 2.2 3.6 2.9	mA
·	RAM, Flash switched off Range 2, V _{CORE} =1.5 V 16 MHz HSI clock source VOS[1:0] = 10	2.95	3.7				
(16 MHz) MSI clock 65 kHz	V _{CORE} =1.8 V	32 MHz	7.15	8.7			
		MSI clock, 65 kHz	Range 3,	65 kHz	39	115	
		MSI clock, 524 kHz	V _{CORE} =1.2 V	524 kHz	110	205	μA
		MSI clock, 4.2 MHz	VOS[1:0] = 11	4.2 MHz	690	870	

Table 19. Current consumption in Run mode, code with data processing running from RAM


1. Guaranteed by characterization results, unless otherwise specified.

2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).



Symbol	Parameter	C	onditions		Typ ⁽¹⁾	Max (1)(2)	Unit
				$T_A = -40^{\circ}C \text{ to } 25^{\circ}C$ $V_{DD} = 1.8 \text{ V}$	1.13	-	
				$T_A = -40^{\circ}C$ to $25^{\circ}C$	1.38	4	-
			LCD OFF	T _A = 55°C	1.70	6	
Supply current in				T _A = 85°C	3.30	10	
		RTC clocked by LSI.		T _A = 105°C	7.80	23	
		regulator in LP mode, HSI		$T_A = -40^{\circ}C$ to $25^{\circ}C$	1.50	6	
			LCD ON	T _A = 55°C	1.80	7	
		$\frac{ }{ } \\ \\ \\ \\ \\ \\ \\ \\ $	T _A = 85°C	3.45	12		
				T _A = 105°C	lyp (1)(2) Unit 1.13 - 1.38 4 1.70 6 3.30 10 7.80 23 1.50 6 1.80 7		
				$T_A = -40^{\circ}C$ to $25^{\circ}C$	3.80	10	
				T _A = 55°C	4.30	 (1)(2) (1)(2) (1)(2) (1)(2) 4 6 10 23 6 7 12 27 10 11 16 44 - -	
			duty) ⁽⁴⁾	T _A = 85°C	6.10		1
				T _A = 105°C	10.8 44 °C 1.50 - 1.90 -]	
	Supply ourront in		LCD OFF	$T_A = -40^{\circ}C$ to $25^{\circ}C$	1.50	-	
				T _A = 55°C	1.90	-	μA
with RTC)	RTC enabled			T _A = 85°C	3.65	-	
				T _A = 105°C	8.25	-	
			(static	$T_A = -40^{\circ}C$ to $25^{\circ}C$	1.60	-	
				T _A = 55°C	2.05	-	
				T _A = 85°C	3.75	-	
				T _A = 105°C	8.40	-	
				$T_A = -40^{\circ}C$ to $25^{\circ}C$	3.90	-	
				T _A = 55°C	4.55	-	
			duty) ⁽⁴⁾	T _A = 85°C	6.35	-	
				T _A = 105°C	11.10	-	-
				T _A = -40°C to 25°C V _{DD} = 1.8 V	1.23	-	
		RTC clocked by LSE (no independent watchdog) ⁽⁵⁾	LCD OFF	T _A = -40°C to 25°C V _{DD} = 3.0 V	1.50	-	
	RTC clocked by L3 external clock (32. kHz), regulator in mode, HSI and HS (no independent watchdog)			$T_A = -40^{\circ}C \text{ to } 25^{\circ}C$ $V_{DD} = 3.6 \text{ V}$	1.75	-	

Table 23. Typical and maximum current consumptions in Stop mode





Symbol	Parameter	Conditions		Typ ⁽¹⁾	Max (1)(2)	Unit
		Regulator in LP mode, HSI and HSE OFF, independent watchdog and LSI enabled	T _A = -40°C to 25°C	1.80	2.2	
	Supply current in Stop mode ($T_A = -40^{\circ}C$ to $25^{\circ}C$	0.434	1	uА
	RTC disabled)	Regulator in LP mode, LSI, HSI and	T _A = 55°C	0.735	3	P.7 1
		HSE OFF (no independent watchdog)	T _A = 85°C	2.350	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
			T _A = 105°C	6.84		
	RMS (root mean	MSI = 4.2 MHz		2	-	
I _{DD (WU}	square) supply current during	MSI = 1.05 MHz	V _{DD} = 3.0 V	1.45	-	
from Stop)	wakeup time when exiting from Stop mode	MSI = 65 kHz ⁽⁷⁾	$T_A = -40^{\circ}C$ to 25°C	1.45	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	mA

Table 23. Typical and maximum current consumptions in Stop mode (continued)

1. The typical values are given for V_{DD} = 3.0 V and max values are given for V_{DD} = 3.6 V, unless otherwise specified.

2. Guaranteed by characterization results, unless otherwise specified.

3. LCD enabled with external VLCD, static duty, division ratio = 256, all pixels active, no LCD connected.

4. LCD enabled with external VLCD, 1/8 duty, 1/3 bias, division ratio = 64, all pixels active, no LCD connected.

5. Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8pF loading capacitors.

6. Guaranteed by test in production.

When MSI = 64 kHz, the RMS current is measured over the first 15 µs following the wakeup event. For the remaining time
of the wakeup period, the current is similar to the Run mode current.



6.3.9 Memory characteristics

The characteristics are given at T_{A} = -40 to 105 $^{\circ}\text{C}$ unless otherwise specified.

RAM memory

Table	35.	RAM	and	hardware	reaisters
10010	•••		ana	naranaro	regiotore

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VRM	Data retention mode ⁽¹⁾	STOP mode (or RESET)	1.65	-	-	V

1. Minimum supply voltage without losing data stored in RAM (in Stop mode or under Reset) or in hardware registers (only in Stop mode).

Flash memory and data EEPROM

Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
V _{DD}	Operating voltage Read / Write / Erase	-	1.65	-	3.6	V
t _{prog}	Programming / erasing time for	Erasing	-	3.28	3.94	
	byte / word / double word / half- page	Programming	-	3.28	3.94	ms
	Average current during whole program/erase operation	T - 25 °C V - 3 6 V	-	300	-	μA
	Maximum current (peak) during program/erase operation	T _A = 25 °C, V _{DD} = 3.6 V	-	1.5	2.5	mA

Table 36. Flash memory and data EEPROM characteristics

1. Guaranteed by design.

Table 37. Flash memory, data EEPROM endurance and data retention

Symbol	Parameter	Conditions	Value			Unit
	Falameter	Conditions	Min ⁽¹⁾	Тур	Мах	Unit
NCYC ⁽²⁾	Cycling (erase / write) Program memory	$T_A = -40^{\circ}C$ to	10	-	-	kcycles
	Cycling (erase / write) EEPROM data memory	105 °C	300	-	-	
t _{RET} ⁽²⁾	Data retention (program memory) after 10 kcycles at T _A = 85 °C	TRET = +85 °C	30	-	-	
	Data retention (EEPROM data memory) after 300 kcycles at T_A = 85 °C	INET = '03' C	30	-	-	voare
	Data retention (program memory) after 10 kcycles at T _A = 105 °C	TRET = +105 °C	10	-	-	years
	Data retention (EEPROM data memory) after 300 kcycles at T_A = 105 °C	III.ET = 1103 C	10	_	-	

1. Guaranteed by characterization results.

2. Characterization is done according to JEDEC JESD22-A117.

DocID024330 Rev 4



Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	$T_A = +105$ °C conforming to JESD78A	II level A

6.3.12 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of -5μ A/+0 μ A range), or other functional failure (for example reset occurrence, oscillator frequency deviation, LCD levels).

The test results are given in Table 42.

		Functional s		
Symbol	Description	Negative injection	Positive injection	Unit
I _{INJ}	Injected current on all 5 V tolerant (FT) pins	-5	NA	
	Injected current on BOOT0	-0	NA	mA
	Injected current on any other pin	-5	+5	

Table 42. I/O current injection susceptibility

Note: It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.






Figure 21. I²C bus AC waveforms and measurement circuit

- 1. R_S = series protection resistors
- 2. R_P = pull-up resistors
- 3. $V_{DD_{12C}} = 12C$ bus supply
- 4. Measurement points are done at CMOS levels: 0.3V_{DD} and 0.7V_{DD}.

£ (1.11-)	I2C_CCR value
f _{SCL} (kHz)	R _P = 4.7 kΩ 0x801B 0x8024 0x8035
400	0x801B
300	0x8024
200	0x8035
100	0x00A0
50	0x0140
20	0x0320

Table 49. SCL frequency $(f_{PCLK1} = 32 \text{ MHz}, V_{DD} = V_{DD_12C} = 3.3 \text{ V})^{(1)(2)}$

1. R_P = External pull-up resistance, f_{SCL} = I^2C speed.

 For speeds around 200 kHz, the tolerance on the achieved speed is of ±5%. For other speed ranges, the tolerance on the achieved speed is ±2%. These variations depend on the accuracy of the external components used to design the application.



6.3.17 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 55* are guaranteed by design.

Symbol	Parameter	Conditions			Min	Max	Unit	
f _{ADC}	ADC clock frequency	Voltage Range 1 & 2	2.4 V ≤V _{DDA} ≤3.6 V	$V_{REF+} = V_{DDA}$	0.480		16	
				$V_{REF+} < V_{DDA}$ $V_{REF+} > 2.4 V$		8	MHz	
				V _{REF+} < V _{DDA} V _{REF+} ≤2.4 V		4		
			1.8 V ≤V _{DDA} ≤2.4 V	$V_{REF+} = V_{DDA}$		8		
				$V_{REF+} < V_{DDA}$		4		
			Voltage Range 3			4		

Table 54. ADC clock frequency

Table 55. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V_{DDA}	Power supply	-	1.8	-	3.6	V	
V _{REF+}	Positive reference voltage	2.4 V ⊴V _{DDA} ≤3.6 V V _{REF+} must be below or equal to V _{DDA}	1.8 ⁽¹⁾	-	V _{DDA}	v	
V_{REF-}	Negative reference voltage	-	-	V_{SSA}	-	V	
I _{VDDA}	Current on the V _{DDA} input pin	-	-	1000	1450	μA	
I _{VREF} ⁽²⁾	Current on the V _{REF} input pin	Peak	-	400	700	μA	
		Average	-	400	450	μA	
V _{AIN}	Conversion voltage range ⁽³⁾	-	0 ⁽⁴⁾	-	V_{REF} +	V	
	12-bit sampling rate	Direct channels	-	-	1	Msps	
		Multiplexed channels	-	-	0.76	ivisps	
	10-bit sampling rate	Direct channels	-	-	1.07	Mana	
f _S		Multiplexed channels	-	-	0.8	Msps	
		Direct channels	-	-	1.23	Mana	
	8-bit sampling rate	Multiplexed channels	-	-	0.89	Msps	
	6-bit sampling rate	Direct channels	-	- 1.45		Mana	
		Multiplexed channels	-	-	1	Msps	



6.3.21 LCD controller (STM32L152x6/8/B-A devices only)

The STM32L152xx-A devices embed a built-in step-up converter to provide a constant LCD reference voltage independently from the V_{DD} voltage. An external capacitor C_{ext} must be connected to the V_{LCD} pin to decouple this converter.

Symbol	Parameter	Min	Тур	Max	Unit	
V_{LCD}	LCD external voltage	-	-	3.6		
V _{LCD0}	LCD internal reference voltage 0	-	2.6	-	1	
V _{LCD1}	LCD internal reference voltage 1	-	2.73	-	1	
V _{LCD2}	LCD internal reference voltage 2	-	2.86	-	Ī	
V _{LCD3}	LCD internal reference voltage 3	-	2.98	-	V	
V_{LCD4}	LCD internal reference voltage 4	-	3.12	-	Ī	
V_{LCD5}	LCD internal reference voltage 5	-	3.26	-	Ī	
V _{LCD6}	LCD internal reference voltage 6	-	3.4	-	Ī	
V _{LCD7}	LCD internal reference voltage 7	-	3.55	-	Ī	
C _{ext}	V _{LCD} external capacitance	0.1	-	2	μF	
ı (1)	Supply current at V _{DD} = 2.2 V	-	3.3	-		
I _{LCD} ⁽¹⁾	Supply current at V _{DD} = 3.0 V	-	3.1	-	μΑ	
R _{Htot} ⁽²⁾	Low drive resistive network overall value	5.28	6.6	7.92	MΩ	
R _L ⁽²⁾	High drive resistive network total value	192	240	288	kΩ	
V ₄₄	Segment/Common highest level voltage	-	-	V_{LCD}	V	
V ₃₄	Segment/Common 3/4 level voltage	-	3/4 V _{LCD}	-		
V ₂₃	Segment/Common 2/3 level voltage	-	2/3 V _{LCD}	-	Ī	
V ₁₂	Segment/Common 1/2 level voltage	-	- 1/2 V _{LCD} -			
V ₁₃	Segment/Common 1/3 level voltage	-	1/3 V _{LCD}	-		
V ₁₄	Segment/Common 1/4 level voltage	-	1/4 V _{LCD} -		1	
V ₀	Segment/Common lowest level voltage	0	-	-	1	
$\Delta Vxx^{(2)}$	Segment/Common level voltage error $T_A = -40$ to 105 ° C	-	-	±50	mV	

Table 63. LCD controller characteristics

1. LCD enabled with 3 V internal step-up active, 1/8 duty, 1/4 bias, division ratio= 64, all pixels active, no LCD connected

2. Guaranteed by characterization results.



7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

7.1 LQFP100 14 x 14 mm, 100-pin low-profile quad flat package information




Figure 30. LQFP100 14 x 14 mm, 100-pin low-profile quad flat package outline

1. Drawing is not to scale.



LQFP64 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.




Figure 35. LQFP64 10 x 10 mm, 64-pin low-profile quad flat package top view example

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



TFBGA64 device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.




Figure 47. TFBGA64 5 x 5 mm, 0.5 mm pitch, package top view example

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.








Figure 48. Thermal resistance suffix 6





7.7.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.



DocID024330 Rev 4