



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, Cap Sense, DMA, I <sup>2</sup> S, LCD, POR, PWM, WDT
Number of I/O	51
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 20x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TFBGA
Supplier Device Package	64-TFBGA (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l152r6h6a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# Contents

1 Introduction	9
2 Description	
2.1 Device overview	
2.2 Ultra-low-power device continuum	
2.2.1 Performance	
2.2.2 Shared peripherals	
2.2.3 Common system strategy	
2.2.4 Features	
3 Functional overview	13
3.1 Low-power modes	
3.2 ARM <sup>®</sup> Cortex <sup>®</sup> -M3 core with MPU	
3.3 Reset and supply management	
3.3.1 Power supply schemes	
3.3.2 Power supply supervisor	
3.3.3 Voltage regulator	
3.3.4 Boot modes	
3.4 Clock management	
3.5 Low-power real-time clock and backup registers	
3.6 GPIOs (general-purpose inputs/outputs)	
3.7 Memories	
3.8 DMA (direct memory access)	
3.9 LCD (liquid crystal display)	
3.10 ADC (analog-to-digital converter)	
3.10.1 Temperature sensor	
3.10.2 Internal voltage reference (V <sub>REFINT</sub> )	
3.11 DAC (digital-to-analog converter)	
3.12 Ultra-low-power comparators and reference voltage	
3.13 Routing interface	
3.14 Touch sensing	
2.15 Timoro and watchdogo	27



# 2 Description

The ultra-low-power STM32L151x6/8/B-A and STM32L152x6/8/B-A devices incorporate the connectivity power of the universal serial bus (USB) with the high-performance ARM<sup>®</sup> Cortex<sup>®</sup>-M3 32-bit RISC core operating at a frequency of 32 MHz (33.3 DMIPS), a memory protection unit (MPU), high-speed embedded memories (Flash memory up to 128 Kbytes and RAM up to 32 Kbytes) and an extensive range of enhanced I/Os and peripherals connected to two APB buses.

All the devices offer a 12-bit ADC, 2 DACs and 2 ultra-low-power comparators, six generalpurpose 16-bit timers and two basic timers, which can be used as time bases.

Moreover, the STM32L151x6/8/B-A and STM32L152x6/8/B-A devices contain standard and advanced communication interfaces: up to two I<sup>2</sup>Cs and SPIs, three USARTs and a USB. The STM32L151x6/8/B-A and STM32L152x6/8/B-A devices offer up to 20 capacitive sensing channels to simply add touch sensing functionality to any application.

They also include a real-time clock with sub-second counting and a set of backup registers that remain powered in Standby mode.

Finally, the integrated LCD controller (except STM32L151x6/8/B-A devices) has a built-in LCD voltage generator that allows to drive up to 8 multiplexed LCDs with contrast independent of the supply voltage.

The ultra-low-power STM32L151x6/8/B-A and STM32L152x6/8/B-A devices operate from a 1.8 to 3.6 V power supply (down to 1.65 V at power down) with BOR and from a 1.65 to 3.6 V power supply without BOR option. They are available in the -40 to +85 °C and -40 to +105°C temperature ranges. A comprehensive set of power-saving modes allows the design of low-power applications.







# 3 Functional overview

Figure 1 shows the block diagram.





1. AF = alternate function on I/O port pin.



line source can be one of the 16 external lines. It can be the PVD output, the Comparator 1 event or Comparator 2 event (if internal reference voltage is on). It can also be wakened by the USB wakeup.

Stop mode consumption: refer to *Table 23*.

• Standby mode with RTC

Standby mode is used to achieve the lowest power consumption and real time clock. The internal voltage regulator is switched off so that the entire  $V_{CORE}$  domain is powered off. The PLL, MSI RC, HSI RC and HSE crystal oscillators are also switched off. The LSE or LSI is still running. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32K osc, RCC\_CSR).

The device exits Standby mode in 60 µs when an external reset (NRST pin), an IWDG reset, a rising edge on one of the three WKUP pins, RTC alarm (Alarm A or Alarm B), RTC tamper event, RTC timestamp event or RTC Wakeup event occurs.

• **Standby** mode without RTC

Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire  $V_{CORE}$  domain is powered off. The PLL, MSI, RC, HSI and LSI RC, HSE and LSE crystal oscillators are also switched off. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32K osc, RCC\_CSR).

The device exits Standby mode in 60  $\mu$ s when an external reset (NRST pin) or a rising edge on one of the three WKUP pin occurs.

Standby mode consumption: refer to *Table 24*.

*Note:* The RTC, the IWDG, and the corresponding clock sources are not stopped by entering the Stop or Standby mode.

	Functionalities depending on the operating power supply range						
Operating power supply range	DAC and ADC operation USB		Dynamic voltage scaling range	I/O operation			
V <sub>DD</sub> = 1.65 to 1.71 V	Not functional	Not functional	Range 2 or Range 3	Degraded speed performance			
V <sub>DD</sub> = 1.71 to 1.8 V <sup>(1)</sup>	Not functional	Not functional	Range 1, Range 2 or Range 3	Degraded speed performance			
$V_{DD}$ = 1.8 to 2.0 V <sup>(1)</sup>	Conversion time up to 500 Ksps	Not functional	Range 1, Range 2 or Range 3	Degraded speed performance			

#### Table 3. Functionalities depending on the operating power supply range



			Low-	Low-		Stop		Standby		
lps	Run/Active	Sleep	power Run	power Sleep		Wakeup capability		Wakeup capability		
DAC	Y	Y	Y	Y	Y	-	-	-		
Temperature sensor	Y	Y	Y	Y	Y	-	-	-		
Comparators	Y	Y	Y	Y	Y	Y	-	-		
16-bit Timers	Y	Y	Y	Y	-	-	-	-		
IWDG	Y	Y	Y	Y	Y	Y Y		Y		
WWDG	Y	Y	Y	Y	-			-		
Touch sensing	Y	-	-	-	-	-	-	-		
Systick Timer	Y	Y	Y	Y	-	-	-	-		
GPIOs	Y	Y	Y	Y	Y	Y	-	3 pins		
Wakeup time to Run mode	0 µs	0.4 µs	3 µs	46 µs		< 8 µs 5		58 µs		
					0.43 µA (No RTC) V <sub>DD</sub> =1.8 V		0.27 μA (No RTC) V <sub>DD</sub> =1.8 V			
Consumption $(1 - 1 - 8)(1 - 3 - 6)(1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -$	Down to	Down to	Down to	Down to	1.1 RTC	3 µA (with ) V <sub>DD</sub> =1.8 V	0.8 RTC	57 μA (with ) V <sub>DD</sub> =1.8 V		
(Typ)	(from Flash)	(from Flash)	10.9 µA	5.5 µA	0.44 µA (No RTC) V <sub>DD</sub> =3.0 V		0.2 RTC	0.28 μA (No RTC) V <sub>DD</sub> =3.0 V		
					1.3 RTC	8 µA (with ) V <sub>DD</sub> =3.0 V	1.1 RTC	1 µA (with ) V <sub>DD</sub> =3.0 V		

Table 5. Working mode-dependent functionalities	(from Run/active down to standby) (continued)
---	---

1. The startup on communication line wakes the CPU which was made possible by an EXTI, this induces a delay before entering run mode.

# 3.2 ARM<sup>®</sup> Cortex<sup>®</sup>-M3 core with MPU

The ARM<sup>®</sup> Cortex<sup>®</sup>-M3 processor is the industry leading processor for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM<sup>®</sup> Cortex<sup>®</sup>-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The memory protection unit (MPU) improves system reliability by defining the memory attributes (such as read/write access permissions) for different memory regions. It provides up to eight different regions and an optional predefined background region.

Owing to its embedded ARM core, the STM32L151x6/8/B-A and STM32L152x6/8/B-A devices are compatible with all ARM tools and software.



## 3.4 Clock management

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

- Clock prescaler: to get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler
- **Safe clock switching**: clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management**: to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- **Master clock source**: three different clock sources can be used to drive the master clock:
  - 1-24 MHz high-speed external crystal (HSE), that can supply a PLL
  - 16 MHz high-speed internal RC oscillator (HSI), trimmable by software, that can supply a PLL
  - Multispeed internal RC oscillator (MSI), trimmable by software, able to generate 7 frequencies (65.5 kHz, 131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.1 MHz, 4.2 MHz) with a consumption proportional to speed, down to 750 nA typical. When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be trimmed by software down to a ±0.5% accuracy.
- **Auxiliary clock source**: two ultra-low-power clock sources that can be used to drive the LCD controller and the real-time clock:
  - 32.768 kHz low-speed external crystal (LSE)
  - 37 kHz low-speed internal RC (LSI), also used to drive the independent watchdog. The LSI clock can be measured using the high-speed internal RC oscillator for greater precision.
- **RTC and LCD clock sources:** the LSI, LSE or HSE sources can be chosen to clock the RTC and the LCD, whatever the system clock.
- **USB clock source:** the embedded PLL has a dedicated 48 MHz clock output to supply the USB interface.
- **Startup clock:** after reset, the microcontroller restarts by default with an internal 2.1 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- Clock security system (CSS): this feature can be enabled by software. If a HSE clock failure occurs, the master clock is automatically switched to HSI and a software interrupt is generated if enabled.
- Clock-out capability (MCO: microcontroller clock output): it outputs one of the internal clocks for external use by the application.

Several prescalers allow the configuration of the AHB frequency, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the AHB and the APB domains is 32 MHz. See *Figure 2* for details on the clock tree.



		Pins	;						Pins functions		
LQFP100	LQFP64	TFBGA64	UFBGA100	LQFP48 or UFQFPN48	Pin name	Pin type <sup>(1)</sup>	I/O structure	Main function <sup>(2)</sup> (after reset)	Alternate functions	Additional functions	
67	41	D7	D11	29	PA8	I/O	FT	PA8	USART1_CK/MCO/ LCD_COM0	-	
68	42	C7	D10	30	PA9	I/O	FT	PA9	USART1_TX/ LCD_COM1	-	
69	43	C6	C12	31	PA10	I/O	FT	PA10	USART1_RX/ LCD_COM2	-	
70	44	C8	B12	32	PA11	I/O	FT	PA11	USART1_CTS/ SPI1_MISO	USB_DM	
71	45	B8	A12	33	PA12	I/O	FT	PA12	USART1_RTS/ SPI1_MOSI	USB_DP	
72	46	A8	A11	34	PA13	I/O	FT	JTMS- SWDIO	JTMS-SWDIO	-	
73	-	-	C11	-	PH2	I/O	FT	PH2	-	-	
74	47	D5	F11	35	V <sub>SS_2</sub>	S	-	V <sub>SS_2</sub>	-	-	
75	48	E5	G11	36	V <sub>DD_2</sub>	S	-	V <sub>DD_2</sub>	-	-	
76	49	A7	A10	37	PA14	I/O	FT	JTCK- SWCLK	JCTK-SWCLK	-	
77	50	A6	A9	38	PA15	I/O	FT	JTDI	TIM2_CH1_ETR/PA15/ SPI1_NSS/ LCD_SEG17	-	
78	51	В7	B11	-	PC10	I/O	FT	PC10	USART3_TX/ LCD_SEG28/ LCD_SEG40/ LCD_COM4	-	
79	52	B6	C10	-	PC11	I/O	FT	PC11	USART3_RX/ LCD_SEG29/ LCD_SEG41/ LCD_COM5	-	
80	53	C5	B10	-	PC12	I/O	FT	PC12	USART3_CK/ LCD_SEG30/ LCD_SEG42/ LCD_COM6	-	
81	-	-	C9	-	PD0	I/O	FT	PD0	SPI2_NSS/TIM9_CH1	-	

Table 9. STM32L151x6/8/B-A and STM32L152x6/8/B-A	\ pin	definitions	(continued)
--	-------	-------------	-------------



# 6.1.6 Power supply scheme



#### Figure 12. Power supply scheme



# 6.1.7 Optional LCD power supply scheme



Figure 13. Optional LCD power supply scheme

1. Option 1: LCD power supply is provided by a dedicated VLCD supply source, VSEL switch is open.

2. Option 2: LCD power supply is provided by the internal step-up converter, VSEL switch is closed, an external capacitance is needed for correct behavior of this converter.

# 6.1.8 Current consumption measurement





Symbol	Parameter	Conditions	Min	Тур	Max	Unit
M	Drown out report throughold O	Falling edge	1.67	1.7	1.74	
VBOR0	Brown-out reset threshold 0	Rising edge	1.69	1.76	1.8	
	Drown out report throughold 4	Falling edge	1.87	1.93	1.97	
VBOR1	Brown-out reset threshold T	Rising edge	1.96	2.03	2.07	
M	Brown out report throughold 2	Falling edge	2.22	2.30	2.35	V
VBOR2	Brown-out reset threshold 2	Rising edge	2.31	2.41	2.44	v
M	Drawn aut react threaded 2	Falling edge	2.45	2.55	2.60	
VBOR3	Brown-out reset threshold 3	Rising edge	2.54	2.66	2.7	
M	Duraum aut man at them also let 4	Falling edge	2.68	2.8	2.85	
VBOR4	Brown-out reset threshold 4	Rising edge	2.78	2.9	2.95	
N	Programmable voltage detector	Falling edge	1.8	1.85	1.88	
VPVD0	threshold 0	Rising edge	1.88	1.94	1.99	
	DVD threehold 1	Falling edge	1.98	2.04	2.09	
VPVD1	PVD Infestional I	Rising edge	2.08	2.14	2.18	
V <sub>PVD2</sub>	DVD threehold 2	Falling edge	2.20	2.24	2.28	
	PVD (meshoid 2	Rising edge	2.28	2.34	2.38	
N	DVD throohold 2	Falling edge	2.39	2.44	2.48	V
VPVD3	PVD Infestion 3	Rising edge	2.47	2.54	2.58	v
M	D)/D throohold 4	Falling edge	2.57	2.64	2.69	
VPVD4	PVD Inteshold 4	Rising edge	2.68	2.74	2.79	
N	D)/D throohold 5	Falling edge	2.77	2.83	2.88	
VPVD5	PVD Inteshold 5	Rising edge	2.87	2.94	2.99	
N	D)/D throohold 6	Falling edge	2.97	3.05	3.09	
VPVD6	PVD Inteshold 6	Rising edge	3.08	3.15	3.20	
		BOR0 threshold	-	40	-	
V <sub>hyst</sub>	Hysteresis voltage	All BOR and PVD thresholds excepting BOR0	-	100	-	mV

Table 15. Embedded reset and power control block characteristi	cs (continued)

1. Guaranteed by characterization.

2. Valid for device version without BOR at power up. Please see option "D" in Ordering information scheme for more details.



Symbol	Parameter	Conditions			Тур	Max <sup>(1)</sup>	Unit
			Range 3.	1 MHz	50	155	
			V <sub>CORE</sub> =1.2 V	2 MHz	78.5	235	
		<i>.</i>	VOS[1:0] = 11	4 MHz	140	370 <sup>(3)</sup>	
		t <sub>HSE</sub> = t <sub>HCLK</sub> up to 16 MHz included.	Range 2.	4 MHz	165	375	
		$f_{HSE} = f_{HCLK}/2$	V <sub>CORE</sub> =1.5 V	8 MHz	310	530	
		above 16 MHz (PLL ON) <sup>(2)</sup>	VOS[1:0] = 10	16 MHz	590	1000	
	Supply	,	Range 1,	8 MHz	350	615	
	current in		V <sub>CORE</sub> =1.8 V	16 MHz	680	1200	
	Sleep		VOS[1:0] = 01	32 MHz	1600	2350	μA
	Flash OFF	HSI clock source	Range 2, V <sub>CORE</sub> =1.5 V VOS[1:0] = 10	16 MHz	640	970	
		(16 MHz)	Range 1, V <sub>CORE</sub> =1.8 V VOS[1:0] = 01	32 MHz	1600	2350	
		MSI clock, 65 kHz	Range 3,	65 kHz	19	60	
		MSI clock, 524 kHz	/ <sub>CORE</sub> =1.2 V	524 kHz	33	90	
I <sub>DD</sub>		MSI clock, 4.2 MHz	VOS[1:0] = 11	4.2 MHz	145	210	
(Sleep)		$f_{HSE} = f_{HCLK}$ up to 16 MHz included, $f_{HSE} = f_{HCLK}/2$	Range 3, V <sub>CORE</sub> =1.2 V VOS[1:0] = 11	1 MHz	60.5	145	
				2 MHz	89.5	225	
			VOS[1:0] = 11	4 MHz	150	360	
			Range 2, V <sub>CORE</sub> =1.5 V VOS[1:0] = 10	4 MHz	180	370	
				8 MHz	320	490	
		ON <sup>(2)</sup>		16 MHz	605	895	
	Supply		Range 1,	8 MHz	380	565	
	current in		V <sub>CORE</sub> =1.8 V	16 MHz	695	1070	
	Sleep		VOS[1:0] = 01	32 MHz	1600	2200	μA
	Flash ON	HSI clock source	Range 2, V <sub>CORE</sub> =1.5 V VOS[1:0] = 10	16 MHz	650	970	
		(16 MHz)	Range 1, V <sub>CORE</sub> =1.8 V VOS[1:0] = 01	32 MHz	1600	2320	
		MSI clock, 65 kHz	Range 3.	65 kHz	29.5	65	
		MSI clock, 524 kHz	V <sub>CORE</sub> =1.2V	524 kHz	44	80	
		MSI clock, 4.2 MHz	VOS[1:0] = 11	4.2 MHz	155	220	

Table 20. Current consumption in Sleep mode

1. Guaranteed by characterization results, unless otherwise specified.

2. Oscillator bypassed (HSEBYP = 1 in RCC\_CR register)

3. Guaranteed by test in production.



Symbol	Parameter	C	onditions		Typ <sup>(1)</sup>	Max (1)(2)	Unit
				$T_A = -40^{\circ}C \text{ to } 25^{\circ}C$ $V_{DD} = 1.8 \text{ V}$	1.13	-	
				$T_A = -40^{\circ}C$ to $25^{\circ}C$	1.38	4	
			LCD OFF	T <sub>A</sub> = 55°C	1.70	6	
				T <sub>A</sub> = 85°C	3.30	10	
		RTC clocked by LSI,		T <sub>A</sub> = 105°C	7.80	23	
		regulator in LP mode, HSI		$T_A = -40^{\circ}C$ to $25^{\circ}C$	1.50	6	
		and HSE OFF (no independent	LCD ON (static	T <sub>A</sub> = 55°C	1.80	7	
		watchdog)	duty) <sup>(3)</sup>	T <sub>A</sub> = 85°C	3.45	12	
				T <sub>A</sub> = 105°C	8.02	27	
				$T_A = -40^{\circ}C$ to $25^{\circ}C$	3.80	10	
	Supply current in Stop mode with RTC enabled		LCD ON (1/8 duty) <sup>(4)</sup>	T <sub>A</sub> = 55°C	4.30	11	
				T <sub>A</sub> = 85°C	6.10	16	μA
				T <sub>A</sub> = 105°C	10.8	44	
			LCD OFF	$T_A = -40^{\circ}C$ to $25^{\circ}C$	1.50	-	
I <sub>DD</sub> (Stop				T <sub>A</sub> = 55°C	1.90	-	
with RTC)				T <sub>A</sub> = 85°C	3.65	-	
				T <sub>A</sub> = 105°C	8.25	-	
		RTC clocked by LSE		$T_A = -40^{\circ}C$ to $25^{\circ}C$	1.60	-	
		kHz), regulator in LP	LCD ON (static duty) <sup>(3)</sup>	T <sub>A</sub> = 55°C	2.05	-	
		mode, HSI and HSE OFF		T <sub>A</sub> = 85°C	3.75	-	
		watchdog)		T <sub>A</sub> = 105°C	8.40	-	
				$T_A = -40^{\circ}C$ to $25^{\circ}C$	3.90	-	
			LCD ON	T <sub>A</sub> = 55°C	4.55	-	
			duty) <sup>(4)</sup>	T <sub>A</sub> = 85°C	6.35	-	
				T <sub>A</sub> = 105°C	11.10	-	
				T <sub>A</sub> = -40°C to 25°C V <sub>DD</sub> = 1.8 V	1.23	-	
		RTC clocked by LSE (no independent watchdog) <sup>(5)</sup>	LCD OFF	$T_A = -40^{\circ}C \text{ to } 25^{\circ}C$ $V_{DD} = 3.0 \text{ V}$	1.50	-	
				$T_A = -40^{\circ}C \text{ to } 25^{\circ}C$ $V_{DD} = 3.6 \text{ V}$	1.75	-	

# Table 23. Typical and maximum current consumptions in Stop mode





## 6.3.7 Internal clock source characteristics

The parameters given in the following table are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 14*.

#### High-speed internal (HSI) RC oscillator

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HSI</sub>	Frequency	V <sub>DD</sub> = 3.0 V	-	16	-	MHz
(1)(2)	HSI user-trimmed	Trimming code is not a multiple of 16	-	±0.4	0.7	%
TRIM	resolution	Trimming code is a multiple of 16	-	-	±1.5	%
		V <sub>DDA</sub> = 3.0 V, T <sub>A</sub> = 25 °C	-1 <sup>(3)</sup>	-	1 <sup>(3)</sup>	%
	Accuracy of the factory-calibrated HSI oscillator	$V_{DDA}$ = 3.0 V, $T_A$ = 0 to 55 °C	-1.5	-	1.5	%
		V <sub>DDA</sub> = 3.0 V, T <sub>A</sub> = -10 to 70 °C	-2	-	2	%
ACC <sub>HSI</sub> <sup>(2)</sup>		$V_{DDA}$ = 3.0 V, $T_A$ = -10 to 85 °C	-2.5	-	2	%
		$V_{DDA}$ = 3.0 V, $T_A$ = -10 to 105 °C	-4	-	2	%
		V <sub>DDA</sub> = 1.65 V to 3.6 V T <sub>A</sub> = -40 to 105 °C	-4	-	3	%
t <sub>SU(HSI)</sub> <sup>(2)</sup>	HSI oscillator startup time	-	-	3.7	6	μs
I <sub>DD(HSI)</sub> <sup>(2)</sup>	HSI oscillator power consumption	-	-	100	140	μA

1. The trimming step differs depending on the trimming code. It is usually negative on the codes which are multiples of 16 (0x00, 0x10, 0x20, 0x30...0xE0).

2. Guaranteed by characterization results.

3. Guaranteed by test in production.

## Low-speed internal (LSI) RC oscillator

Table 32	. LSI	oscillator	characteristics
----------	-------	------------	-----------------

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>LSI</sub> <sup>(1)</sup>	LSI frequency	26	38	56	kHz
$D_{LSI}^{(2)}$	LSI oscillator frequency drift $0^{\circ}C \leq T_{A} \leq 85^{\circ}C$	-10	-	4	%
t <sub>su(LSI)</sub> <sup>(3)</sup>	LSI oscillator startup time	-	-	200	μs
I <sub>DD(LSI)</sub> <sup>(3)</sup>	LSI oscillator power consumption	_	400	510	nA

1. Guaranteed by test in production.

2. This is a deviation for an individual part, once the initial frequency has been measured.

3. Guaranteed by design.



# Multi-speed internal (MSI) RC oscillator

Symbol	Parameter	Condition	Тур	Max	Unit			
		MSI range 0	65.5	-				
		MSI range 1	131	-	kH7			
		MSI range 2	262	-	KI IZ			
f <sub>MSI</sub>	Frequency after factory calibration, done at $V_{DD}$ = 3.3 V and T <sub>A</sub> = 25 °C	MSI range 3	524	-				
		MSI range 4	1.05	-				
		MSI range 5	2.1	-	MHz			
		MSI range 6	4.2	-				
ACC <sub>MSI</sub>	Frequency error after factory calibration	-	±0.5	-	%			
D <sub>TEMP(MSI)</sub> <sup>(1)</sup>	MSI oscillator frequency drift 0 °C ≤T <sub>A</sub> ≤105 °C	-	ŧ	-	%			
D <sub>VOLT(MSI)</sub> <sup>(1)</sup>	MSI oscillator frequency drift 1.65 V ≤V <sub>DD</sub> ≤3.6 V, T <sub>A</sub> = 25 °C	-	-	2.5	%/V			
		MSI range 0	0.75	-				
		MSI range 1	1	-				
	MSI oscillator power consumption	MSI range 2	1.5	-	μA			
I <sub>DD(MSI)</sub> <sup>(2)</sup>		MSI range 3	2.5	-				
		MSI range 4	4.5	-				
		MSI range 5	8	-				
		MSI range 6	15	-				
		MSI range 0	30	-				
		MSI range 1	20	-				
		MSI range 2 15		-				
		MSI range 3	10	-				
+	MSL appillator startup time	MSI range 4	6	-				
<sup>I</sup> SU(MSI)		MSI range 5	5	-	μs			
		MSI range 6, Voltage range 1 and 2	3.5	-				
		MSI range 6, Voltage range 3	5	-				

## Table 33. MSI oscillator characteristics





# 6.3.13 I/O port characteristics

### General input/output characteristics

Unless otherwise specified, the parameters given in *Table 43* are derived from tests performed under conditions summarized in *Table 14*. All I/Os are CMOS and TTL compliant.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V	Input low lovel veltage	TC and FT I/O	-	-	0.3 V <sub>DD</sub> <sup>(1)(2)</sup>	
VIL	Input low level voltage	BOOT0	-		0.14 V <sub>DD</sub> <sup>(2)</sup>	
		TC I/O	0.45 V <sub>DD</sub> +0.38 <sup>(2)</sup>	-	-	
$V_{\rm IH}$	Input high level voltage	FT I/O	0.39 V <sub>DD</sub> +0.59 <sup>(2)</sup>	-	-	V
		BOOT0	0.15 V <sub>DD</sub> +0.56 <sup>(2)</sup>	-	-	
V	I/O Schmitt trigger voltage	TC and FT I/O	-	10% V <sub>DD</sub> <sup>(3)</sup>	-	
V hys	hysteresis <sup>(2)</sup>	BOOT0	-	0.01	-	
I <sub>lkg</sub>	Input leakage current <sup>(4)</sup>	V <sub>SS</sub> ≤V <sub>IN</sub> ≤V <sub>DD</sub> I/Os with LCD	-	-	±50	
		V <sub>SS</sub> ≤V <sub>IN</sub> ≤V <sub>DD</sub> I/Os with analog switches	-	-	±50	
		V <sub>SS</sub> ≤V <sub>IN</sub> ≤V <sub>DD</sub> I/Os with analog switches and LCD	-	-	±50	nA
		V <sub>SS</sub> ≤V <sub>IN</sub> ≤V <sub>DD</sub> I/Os with USB	-	-	±250	
		V <sub>SS</sub> ≤V <sub>IN</sub> ≤V <sub>DD</sub> TC and FT I/O	-	-	±50	
		FT I/O V <sub>DD</sub> ≤V <sub>IN</sub> ≤5V	-	-	±10	uA
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(5)(1)</sup>	$V_{IN} = V_{SS}$	30	45	60	kΩ
R <sub>PD</sub>	Weak pull-down equivalent resistor <sup>(5)</sup>	$V_{IN} = V_{DD}$	30	45	60	kΩ
C <sub>IO</sub>	I/O pin capacitance	-	-	5	-	pF

Table 43.	I/O	static	characteristics
-----------	-----	--------	-----------------

1. Guaranteed by test in production.

2. Guaranteed by design.

3. With a minimum of 200 mV.

4. The max. value may be exceeded if negative current is injected on adjacent pins.

 Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).



#### **Output driving current**

The GPIOs (general purpose input/outputs) can sink or source up to  $\pm 8$  mA, and sink or source up to  $\pm 20$  mA (with the non-standard V<sub>OL</sub>/V<sub>OH</sub> specifications given in *Table 44*.

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 6.2*:

- The sum of the currents sourced by all the I/Os on V<sub>DD</sub>, plus the maximum Run consumption of the MCU sourced on V<sub>DD</sub>, cannot exceed the absolute maximum rating ΣI<sub>VDD</sub> (see *Table 12*).
- The sum of the currents sunk by all the I/Os on V<sub>SS</sub> plus the maximum Run consumption of the MCU sunk on V<sub>SS</sub> cannot exceed the absolute maximum rating ΣI<sub>VSS</sub> (see *Table 12*).

#### **Output voltage levels**

Unless otherwise specified, the parameters given in *Table 44* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 14*. All I/Os are CMOS and TTL compliant.

Symbol	Parameter	Conditions	Min	Мах	Unit
V <sub>OL</sub> <sup>(1)(2)</sup>	Output low level voltage for an I/O pin	I <sub>IO</sub> = 8 mA	-	0.4	
V <sub>OH</sub> <sup>(3)(2)</sup>	Output high level voltage for an I/O pin	2.7 V < V <sub>DD</sub> < 3.6 V	V <sub>DD</sub> -0.4	-	
V <sub>OL</sub> <sup>(1)(4)</sup>	Output low level voltage for an I/O pin	pin I <sub>IO</sub> = 4 mA		0.45	V
V <sub>OH</sub> <sup>(3)(4)</sup>	Output high level voltage for an I/O pin	1.65 V < V <sub>DD</sub> < 2.7 V	V <sub>DD</sub> -0.45	-	v
V <sub>OL</sub> <sup>(1)(4)</sup>	Output low level voltage for an I/O pin	I <sub>IO</sub> = 15 mA	-	1.3	
V <sub>OH</sub> (3)(4)	Output high level voltage for an I/O pin	2.7 V < V <sub>DD</sub> < 3.6 V	V <sub>DD</sub> -1.3	-	

#### Table 44. Output voltage characteristics

1. The I<sub>IO</sub> current sunk by the device must always respect the absolute maximum rating specified in *Table 12* and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VSS</sub>.

2. Guaranteed by test in production.

3. The I<sub>IO</sub> current sourced by the device must always respect the absolute maximum rating specified in *Table 12* and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VDD</sub>.

4. Guaranteed by characterization results.





Figure 22. SPI timing diagram - slave mode and CPHA = 0





1. Measurement points are done at CMOS levels:  $0.3V_{\text{DD}}$  and  $0.7V_{\text{DD}}$ 





Figure 24. SPI timing diagram - master mode<sup>(1)</sup>

1. Measurement points are done at CMOS levels:  $0.3V_{\text{DD}}$  and  $0.7V_{\text{DD}}$ 

#### **USB** characteristics

The USB interface is USB-IF certified (full speed).

#### Table 51. USB startup time

Symbol	Parameter	Мах	Unit
t <sub>STARTUP</sub> <sup>(1)</sup>	USB transceiver startup time	1	μs

1. Guaranteed by design.



#### Package information

# 7.6 TFBGA64 5 x 5 mm, 0.5 mm pitch, thin fine-pitch ball grid array package information



Figure 45. TFBGA64 5 x 5 mm, 0.5 mm pitch, thin fine-pitch ball grid array package outline

1. Drawing is not to scale.

Table 70. TFBGA64 5 x 5 mm, 0.5 mm pitch, thin fine-pitch ball grid array
package mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Тур	Мах	Min	Тур	Мах
А	-	-	1.200			0.0472
A1	0.150	-	-	0.0059	-	-
A2	-	0.200	-	-	0.0079	-
A4	-	-	0.600	-	-	0.0236
b	0.250	0.300	0.350	0.0098	0.0118	0.0138
D	4.850	5.000	5.150	0.1909	0.1969	0.2028
D1	-	3.500	-	-	0.1378	-
E	4.850	5.000	5.150	0.1909 0.1969		0.2028
E1	-	3.500	-	- 0.1378		-
е	-	0.500	-	-	0.0197	-
F	-	0.750	-	-	0.0295	-



# 8 Ordering information

Table 73. Ordering info	ormation	schem	е			
Example:	STM32	L 152	RB	Т 6	А	D TR
Device family						
STM32 = ARM-based 32-bit microcontroller						
Product type						
L = Low-power		_				
Device subfamily						
151: Devices without LCD						
152: Devices with LCD						
Pin count						
C = 48 pins						
R = 64 pins						
V = 100 pins						
Flash memory size						
6 = 32 Kbytes of Flash memory						
8 = 64 Kbytes of Flash memory						
B = 128 Kbytes of Flash memory						
Package						
H = BGA						
T = LQFP						
U = UFQFPN						
Temperature range						
6 = Industrial temperature range, -40 to 85 °C				· · ·		
7 = Industrial temperature range, -40 to 105 °C						
Options						
A = device generation A						
No character = VDD range: 1.8 to 3.6 V and BOR enabled						
D = VDD range: 1.65 to 3.6 V and BOR disabled						
<u> </u>						
Packing						
TR = tape and reel						

No character = tray or tube

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

