



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	33
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	192 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-QFP
Supplier Device Package	44-MQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f874-04i-pq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.2.2.4 **PIE1** Register

The PIE1 register contains the individual enable bits for the peripheral interrupts.

Note:	Bit PEIE (INTCON<6>) must be set to
	enable any peripheral interrupt.

PIE1 REGISTER (ADDRESS 8Ch) **REGISTER 2-4:**

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE		
	bit 7							bit 0		
bit 7	PSPIE ⁽¹⁾ : F	Parallel Slav	e Port Read	d/Write Inter	rupt Enable bit					
	1 = Enable 0 = Disable	s the PSP r is the PSP r	ead/write in ead/write ir	terrupt iterrupt						
bit 6	ADIE: A/D	Converter li	nterrupt Ena	able bit						
	1 = Enable 0 = Disable	s the A/D co es the A/D c	onverter inte onverter inte	errupt errupt						
bit 5	RCIE: USA	RT Receive	Interrupt E	nable bit						
	1 = Enable 0 = Disable	s the USAR es the USAF	T receive in RT receive in	nterrupt nterrupt						
bit 4	TXIE: USA	RT Transmi	t Interrupt E	nable bit						
	 1 = Enables the USART transmit interrupt 0 = Disables the USART transmit interrupt 									
bit 3	SSPIE: Synchronous Serial Port Interrupt Enable bit									
	1 = Enable 0 = Disable	s the SSP in the SSP i	nterrupt nterrupt							
bit 2	CCP1IE: C	CP1 Interru	pt Enable b	it						
	1 = Enables the CCP1 interrupt									
	0 = Disable	es the CCP1	interrupt							
bit 1	TMR2IE: T	MR2 to PR2	2 Match Inte	errupt Enable	e bit					
	1 = Enable 0 = Disable	s the TMR2 es the TMR2	to PR2 ma to PR2 ma	tch interrupt atch interrup	t					
bit 0	TMR1IE: T	MR1 Overfle	ow Interrupt	Enable bit						
	1 = Enable 0 = Disable	s the TMR1 s the TMR1	overflow in overflow ir	terrupt nterrupt						

Note 1: PSPIE is reserved on PIC16F873/876 devices; always maintain this bit clear.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

3.3 PORTC and the TRISC Register

PORTC is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).

PORTC is multiplexed with several peripheral functions (Table 3-5). PORTC pins have Schmitt Trigger input buffers.

When the I^2C module is enabled, the PORTC<4:3> pins can be configured with normal I^2C levels, or with SMBus levels by using the CKE bit (SSPSTAT<6>).

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. Since the TRIS bit override is in effect while the peripheral is enabled, read-modify-write instructions (BSF, BCF, XORWF) with TRISC as destination, should be avoided. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

FIGURE 3-5: PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE) RC<2:0>, RC<7:5>



3: Peripheral OE (output enable) is only activated if peripheral select is active.

FIGURE 3-6:

PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE) RC<4:3>



 Peripheral OE (output enable) is only activated if peripheral select is active.

TRISE REGISTER (ADDRESS 89h) R/W-1 R-0 R-0 R/W-0 R/W-0 U-0 R/W-1 R/W-1 IBF OBF **IBOV PSPMODE** Bit2 Bit1 Bit0 bit 7 bit 0 Parallel Slave Port Status/Control Bits: bit 7 IBF: Input Buffer Full Status bit 1 = A word has been received and is waiting to be read by the CPU 0 = No word has been received bit 6 **OBF**: Output Buffer Full Status bit 1 = The output buffer still holds a previously written word 0 = The output buffer has been read bit 5 **IBOV**: Input Buffer Overflow Detect bit (in Microprocessor mode) 1 = A write occurred when a previously input word has not been read (must be cleared in software) 0 = No overflow occurred bit 4 PSPMODE: Parallel Slave Port Mode Select bit 1 = PORTD functions in Parallel Slave Port mode 0 = PORTD functions in general purpose I/O mode Unimplemented: Read as '0' bit 3 **PORTE Data Direction Bits:** Bit2: Direction Control bit for pin RE2/CS/AN7 bit 2 1 = Input0 = OutputBit1: Direction Control bit for pin RE1/WR/AN6 bit 1 1 = Input 0 = Output Bit0: Direction Control bit for pin RE0/RD/AN5 bit 0 1 = Input 0 = Output Legend:

W = Writable bit

'1' = Bit is set

U = Unimplemented bit, read as '0'

x = Bit is unknown

'0' = Bit is cleared

R = Readable bit

- n = Value at POR

REGISTER 3-1:

5.2 Using Timer0 with an External Clock

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of TOCKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

5.3 Prescaler

bit 7 bit 6 bit 5

bit 4

bit 3

bit 2-0

There is only one prescaler available, which is mutually exclusively shared between the Timer0 module and the Watchdog Timer. A prescaler assignment for the

REGISTER 5-1: OPTION REG REGISTER

DANA

Timer0 module means that there is no prescaler for the Watchdog Timer, and vice-versa. This prescaler is not readable or writable (see Figure 5-1).

The PSA and PS2:PS0 bits (OPTION_REG<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g. CLRF1, MOVWF1, BSF 1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.

Note: Writing to TMR0, when the prescaler is assigned to Timer0, will clear the prescaler count, but will not change the prescaler assignment.

	R/W-1	R/W-1	R/W-1	R/VV-1	R/W-1	R/W-1	R/W-1	R/W-1
	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0
	bit 7							bit 0
oit 7	RBPU							
oit 6	INTEDG							
oit 5	TOCS : TMR0 Clock Source Select bit 1 = Transition on T0CKI pin 0 = Internal instruction cycle clock (CLKOUT)							
oit 4	TOSE : TMI 1 = Increm 0 = Increm	R0 Source En lient on high-to lient on low-to	dge Select o-low trans o-high trans	bit sition on TOC sition on TOC	CKI pin CKI pin			
oit 3	PSA: Pres 1 = Presca 0 = Presca	caler Assign aler is assign aler is assign	ment bit ed to the W ed to the Ti	/DT mer0 modul	e			
oit 2-0	PS2:PS0 :	Prescaler Ra	ate Select b	oits				
	Bit Value	TMR0 Rate	WDT Rat	e				
	000 001 010 011 100 101 110 111	1:2 1:4 1:8 1:16 1:32 1:64 1:128 1:256	1:1 1:2 1:4 1:8 1:16 1:32 1:64 1:128					
	Legend:							
	R = Reada	able bit	VV = V	Vritable bit	U = Unimpl	emented b	it, read as '	D'
	- n = Value	e at POR	'1' = E	Bit is set	'0' = Bit is c	leared	x = Bit is ur	nknown
To avoid an ily Reference to the WDT	unintended ce Manual (. This seque	l device RES DS33023) m ence must be	ET, the inst ust be exe followed e	ruction sequ cuted when even if the W	ience shown in changing the pi /DT is disabled	the PIC [®] I rescaler as	MCU Mid-Ra signment fr	ange Fam- om Timer0

Note:

6.0 TIMER1 MODULE

The Timer1 module is a 16-bit timer/counter consisting of two 8-bit registers (TMR1H and TMR1L), which are readable and writable. The TMR1 Register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 Interrupt, if enabled, is generated on overflow, which is latched in interrupt flag bit TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing TMR1 interrupt enable bit TMR1IE (PIE1<0>).

Timer1 can operate in one of two modes:

- As a timer
- As a counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

In Timer mode, Timer1 increments every instruction cycle. In Counter mode, it increments on every rising edge of the external clock input.

Timer1 can be enabled/disabled by setting/clearing control bit TMR1ON (T1CON<0>).

Timer1 also has an internal "RESET input". This RESET can be generated by either of the two CCP modules (Section 8.0). Register 6-1 shows the Timer1 control register.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI/CCP2 and RC0/T1OSO/T1CKI pins become inputs. That is, the TRISC<1:0> value is ignored, and these pins read as '0'.

Additional information on timer modules is available in the PIC[®] MCU Mid-Range Family Reference Manual (DS33023).

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N
bit 7							bit 0
Unimplem	ented: Rea	id as '0'					
T1CKPS1:	T1CKPS0:	Timer1 Inpu	t Clock Pres	scale Select bits	6		
11 = 1:8 Pi	rescale valu	ie					
10 = 1:4 Pi	rescale valu	le					
01 = 1:2 PI 00 = 1:1 PI	rescale valu rescale valu	ie					
T1OSCEN	: Timer1 Os	cillator Enal	ole Control b	bit			
1 = Oscillat	tor is enable	ed					
0 = Oscillator is shut-off (the oscillator inverter is turned off to eliminate power dra					ower drain)	
T1SYNC: 7	Timer1 Exte	rnal Clock Ir	nput Synchr	onization Contro	ol bit		
When TMR	R1CS = 1:						
1 = Do not	synchroniz	e external cl	lock input				
0 = Synchr	onize exter	nal clock inp	but				
<u>When IMR1CS = 0</u> : This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0.							
1 TMR1CS : Timer1 Clock Source Select bit							
1 = Externa	al clock fror	n pin RC0/T	10S0/T1Ck	(I (on the rising	edge)		
0 = Interna		SC/4)					
TMR1ON:	Timer1 On	bit					
1 = Enables Timer1							
0 = Stops	Imeri						
Legend:							
R = Reada	ble bit	W = V	Vritable bit	U = Unimple	emented bi	it. read as '	0'
- n = Value	at POR	'1' = E	Bit is set	'0' = Bit is c	leared	x = Bit is ur	nknown
	U-0 bit 7 Unimplem T1CKPS1: 11 = 1:8 P 10 = 1:4 P 01 = 1:2 P 00 = 1:1 P T1OSCEN 1 = Oscilla 0 = Oscilla 0 = Oscilla T1SYNC: - When TMF 1 = Do not 0 = Synchr When TMF 1 = Do not 0 = Synchr When TMF 1 = Externa 0 = Interna TMR1CS: - 1 = Externa 0 = Interna TMR1ON: 1 = Enable 0 = Stops - Legend: R = Reada - n = Value	U-0 U-0 U-0 U-0 bit 7 Unimplemented: Rea T1CKPS1:T1CKPS0: 11 = 1:8 Prescale valu 10 = 1:4 Prescale valu 01 = 1:2 Prescale valu 00 = 1:1 Prescale valu T1OSCEN: Timer1 Os 1 = Oscillator is enable 0 = Oscillator is enable 0 = Oscillator is shut-o T1SYNC: Timer1 Cos 1 = Do not synchronize 0 = Synchronize exter When TMR1CS = 0: This bit is ignored. Tim TMR1CS: Timer1 Cloc 1 = External clock from 0 = Internal clock from 0 = Internal clock from 1 = Enables Timer1 0 = Stops Timer1 Legend: R = Readable bit - n = Value at POR	U-0 U-0 R/W-0 — — T1CKPS1 bit 7 Unimplemented: Read as '0' T1CKPS1:T1CKPS0: Timer1 Input 11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value T1OSCEN: Timer1 Oscillator Enal 1 = Oscillator is enabled 0 = Oscillator is shut-off (the oscill T1SYNC: Timer1 External Clock In When TMR1CS = 1: 1 = Do not synchronize external clock in When TMR1CS = 0: This bit is ignored. Timer1 uses th TMR1CS: Timer1 Clock Source Si 1 = External clock from pin RC0/T 0 = Internal clock (FOSC/4) TMR1ON: Timer1 On bit 1 = Enables Timer1 0 = Stops Timer1 Legend: R = Readable bit W = W - n = Value at POR '1' = E	U-0 U-0 R/W-0 R/W-0 — — T1CKPS1 T1CKPS0 bit 7 Unimplemented: Read as '0' T1CKPS1:T1CKPS0: Timer1 Input Clock Press 11 = 1:8 Prescale value 10 = 1:4 Prescale value 10 = 1:2 Prescale value 00 = 1:1 Prescale value 01 = 1:2 Prescale value 11 = 0 scillator is enabled 0 = Oscillator is enabled 0 = Oscillator is shut-off (the oscillator inverter T1SYNC: Timer1 External Clock Input Synchrom When TMR1CS = 1: 1 = Do not synchronize external clock input 0 = Synchronize external clock input 0 = Synchronize external clock input 0 = Synchronize external clock input When TMR1CS = 0: This bit is ignored. Timer1 uses the internal clock TMR1CS: Timer1 Clock Source Select bit 1 = External clock (Fosc/4) TMR1ON: Timer1 On bit 1 = Enables Timer1 0 = Stops Timer1 0 = Stops Timer1 0 = Stops Timer1 0 = Stops Timer1	U-0U-0R/W-0R/W-0R/W-0T1CKPS1T1CKPS0T1OSCENbit 7Unimplemented: Read as '0'T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits11 = 1:8 Prescale value10 = 1:4 Prescale value10 = 1:2 Prescale value00 = 1:1 Prescale value00 = 1:1 Prescale value10 = 1:2 Prescale value00 = 1:1 Prescale value00 = 1:1 Prescale value10 = 0.000000000000000000000000000000000	U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 — — T1CKPS1 T1CKPS0 T1OSCEN T1SYNC bit 7 Unimplemented: Read as '0' T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits 11 = 1:8 Prescale value 0 1:4 Prescale value 0 00 = 1:4 Prescale value 0 1:1 Prescale value 0 00 = 1:1 Prescale value 0 1:1 Prescale value 0 01 = 1:2 Prescale value 0 0 0 1:1 Prescale value 0 = 1:1 Prescale value 0 = 0:Scillator is enabled 0 = 0:Scillator is shut-off (the oscillator inverter is turned off to eliminate provement is superior or is shut-off (the oscillator inverter is turned off to eliminate provement is is is provement. TISYNC: Timer1 External clock Input Synchronization Control bit When TMR1CS = 1: 1 = Do not synchronize external clock input 0 = Synchronize external clock input 0 = Synchronize external clock input 0 = Internal clock from pin RC0/T10S0/T1CKI (on the rising edge) 0 = Internal clock (Fosc/4)	U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 - - T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS bit 7 Unimplemented: Read as '0' T1CKPS0: Timer1 Input Clock Prescale Select bits 11 = 1:8 Prescale value 0 1:4 Prescale value 1 1:2 Prescale value 00 = 1:4 Prescale value 0 = 1:2 Prescale value 0 1:1 Prescale value 00 = 1:1 Prescale value 0 = 0scillator is enabled 0 oscillator is enabled 0 = Oscillator is shut-off (the oscillator inverter is turned off to eliminate power drain TTSYNC: Timer1 External Clock Input Synchronization Control bit When TMR1CS = 1: 1 = Do not synchronize external clock input 0 = Synchronize external clock input 0 = Synchronize external clock input When TMR1CS = 0: This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0. TMR1OS: Timer1 On bit = External clock from pin RC0/T1OSO/T1CKI (on the rising edge) 0 0 = Internal clock (FOSC/4) TMR1ON: Timer1 On bit = Enables Timer1 0 = Stops Timer1 0 Stops Timer1 U = Unimplemented bit, read as 'u' - n = Value

REGISTER 6-1: T1CON: TIMER1 CONTROL REGISTER (ADDRESS 10h)

9.2.1 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs. The MSSP module will override the input state with the output data, when required (slavetransmitter).

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (\overline{ACK}) pulse, and then load the SSPBUF register with the received value currently in the SSPSR register.

There are certain conditions that will cause the MSSP module not to give this ACK pulse. These are if either (or both):

- a) The buffer full bit BF (SSPSTAT<0>) was set before the transfer was received.
- b) The overflow bit SSPOV (SSPCON<6>) was set before the transfer was received.

If the BF bit is set, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF and SSPOV are set. Table 9-2 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low time for proper operation. The high and low times of the I^2C specification, as well as the requirement of the MSSP module, is shown in timing parameter #100 and parameter #101 of the electrical specifications.

9.2.1.1 Addressing

Once the MSSP module has been enabled, it waits for a START condition to occur. Following the START condition, the 8-bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

- The SSPSR register value is loaded into the SSPBUF register on the falling edge of the 8th SCL pulse.
- b) The buffer full bit, BF, is set on the falling edge of the 8th SCL pulse.
- c) An ACK pulse is generated.
- d) SSP interrupt flag bit, SSPIF (PIR1<3>), is set (interrupt is generated if enabled) on the falling edge of the 9th SCL pulse.

In 10-bit address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/W (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte.

For a 10-bit address, the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address. The sequence of events for a 10-bit address is as follows, with steps 7-9 for slave-transmitter:

- 1. Receive first (high) byte of Address (bits SSPIF, BF and UA (SSPSTAT<1>) are set).
- 2. Update the SSPADD register with the second (low) byte of Address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 4. Receive second (low) byte of Address (bits SSPIF, BF and UA are set).
- 5. Update the SSPADD register with the first (high) byte of Address. This will clear bit UA and release the SCL line.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of Address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

Note:	Following the Repeated START condition
	(step 7) in 10-bit mode, the user only
	needs to match the first 7-bit address. The
	user does not update the SSPADD for the
	second half of the address.

9.2.1.2 Slave Reception

When the R/W bit of the address byte is clear and an address match occurs, the R/W bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.

When the address byte overflow condition exists, then no Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set, or bit SSPOV (SSPCON<6>) is set. This is an error condition due to user firmware.

An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR1<3>) must be cleared in software. The SSPSTAT register is used to determine the status of the received byte.

Note: The SSPBUF will be loaded if the SSPOV bit is set and the BF flag is cleared. If a read of the SSPBUF was performed, but the user did not clear the state of the SSPOV bit before the next receive occurred, the ACK is not sent and the SSPBUF is updated.



FIGURE 9-7: I²C WAVEFORMS FOR TRANSMISSION (7-BIT ADDRESS)

9.2.2 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I^2C bus is such that the first byte after the START condition usually determines which device will be the slave addressed by the master. The exception is the general call address, which can address all devices. When this address is used, all devices should, in theory, respond with an acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the I²C protocol. It consists of all 0's with R/W = 0.

The general call address is recognized when the General Call Enable bit (GCEN) is enabled (SSPCON2<7> is set). Following a START bit detect, 8 bits are shifted into SSPSR and the address is compared against SSPADD. It is also compared to the general call address and fixed in hardware.

If the general call address matches, the SSPSR is transferred to the SSPBUF, the BF flag is set (eighth bit), and on the falling edge of the ninth bit (ACK bit), the SSPIF flag is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPBUF to determine if the address was device specific, or a general call address.

In 10-bit mode, the SSPADD is required to be updated for the second half of the address to match, and the UA bit is set (SSPSTAT<1>). If the general call address is sampled when GCEN is set, while the slave is configured in 10-bit address mode, then the second half of the address is not necessary, the UA bit will not be set, and the slave will begin receiving data after the Acknowledge (Figure 9-8).



FIGURE 9-8: SLAVE MODE GENERAL CALL ADDRESS SEQUENCE (7 OR 10-BIT MODE)



9.2.14 STOP CONDITION TIMING

A STOP bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN (SSPCON2<2>). At the end of a receive/ transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the baud rate generator is reloaded and counts down to 0. When the baud rate generator times out, the SCL pin will be brought high, and one TBRG (baud rate generator rollover count) later, the SDA pin will be de-asserted. When the SDA pin is sampled high

while SCL is high, the P bit (SSPSTAT<4>) is set. A TBRG later, the PEN bit is cleared and the SSPIF bit is set (Figure 9-17).

Whenever the firmware decides to take control of the bus, it will first determine if the bus is busy by checking the S and P bits in the SSPSTAT register. If the bus is busy, then the CPU can be interrupted (notified) when a STOP bit is detected (i.e., bus is free).

9.2.14.1 WCOL Status Flag

If the user writes the SSPBUF when a STOP sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).





11.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires a minimum 12TAD per 10-bit conversion. The source of the A/D conversion clock is software selected. The four possible options for TAD are:

- 2Tosc
- 8Tosc
- 32Tosc
- Internal A/D module RC oscillator (2-6 μs)

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time of 1.6 $\mu s.$

Table 11-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

TABLE 11-1: TAD VS. MAXIMUM DEVICE OPERATING FREQUENCIES (STANDARD DEVICES (C))

AD Clock	Maximum Device Frequency	
Operation	ADCS1:ADCS0	Max.
2Tosc	0.0	1.25 MHz
8Tosc	01	5 MHz
32Tosc	10	20 MHz
RC ^(1, 2, 3)	11	(Note 1)

Note 1: The RC source has a typical TAD time of 4 μ s, but can vary between 2-6 μ s.

2: When the device frequencies are greater than 1 MHz, the RC A/D conversion clock source is only recommended for SLEEP operation.

3: For extended voltage devices (LC), please refer to the Electrical Characteristics (Sections 15.1 and 15.2).

11.3 Configuring Analog Port Pins

The ADCON1 and TRIS registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS2:CHS0 bits and the TRIS bits.

Note	1:	When reading the port register, any pin
		configured as an analog input channel will
		read as cleared (a low level). Pins config-
		ured as digital inputs will convert an ana-
		log input. Analog levels on a digitally
		configured input will not affect the conver-
		sion accuracy.

2: Analog levels on any pin that is defined as a digital input (including the AN7:AN0 pins), may cause the input buffer to consume current that is out of the device specifications.

PIC16F87X

NOTES:

TABLE 12-2:CAPACITOR SELECTION FOR
CRYSTAL OSCILLATOR

Osc Type	Crystal Freq.	Cap. Range C1	Cap. Range C2
LP	32 kHz	33 pF	33 pF
	200 kHz	15 pF	15 pF
XT	200 kHz	47-68 pF	47-68 pF
	1 MHz	15 pF	15 pF
	4 MHz	15 pF	15 pF
HS	4 MHz	15 pF	15 pF
	8 MHz	15-33 pF	15-33 pF
	20 MHz	15-33 pF	15-33 pF

These values are for design guidance only. See notes following this table.

Crystals Used						
32 kHz	Epson C-001R32.768K-A	± 20 PPM				
200 kHz	STD XTL 200.000KHz	± 20 PPM				
1 MHz	ECS ECS-10-13-1	± 50 PPM				
4 MHz	ECS ECS-40-20-1	± 50 PPM				
8 MHz	EPSON CA-301 8.000M-C	± 30 PPM				
20 MHz	EPSON CA-301 20.000M- C	± 30 PPM				

- **Note 1:** Higher capacitance increases the stability of oscillator, but also increases the startup time.
 - 2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - R_s may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification.
 - 4: When migrating from other PIC[®] MCU devices, oscillator performance should be verified.

12.2.3 RC OSCILLATOR

For timing insensitive applications, the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 12-3 shows how the R/C combination is connected to the PIC16F87X.





12.10 Interrupts

The PIC16F87X family has up to 14 sources of interrupt. The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note:	Individual interrupt flag bits are set, regard-
	less of the status of their corresponding
	mask bit, or the GIE bit.

A global interrupt enable bit, GIE (INTCON<7>) enables (if set) all unmasked interrupts, or disables (if cleared) all interrupts. When bit GIE is enabled, and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt bits are set, regardless of the status of the GIE bit. The GIE bit is cleared on RESET.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine, as well as sets the GIE bit, which re-enables interrupts.

The RB0/INT pin interrupt, the RB port change interrupt, and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flags are contained in the special function registers, PIR1 and PIR2. The corresponding interrupt enable bits are contained in special function registers, PIE1 and PIE2, and the peripheral interrupt enable bit is contained in special function register INTCON.

When an interrupt is responded to, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs. The latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit, PEIE bit, or GIE bit.



© 1998-2013 Microchip Technology Inc.

13.0 INSTRUCTION SET SUMMARY

Each PIC16F87X instruction is a 14-bit word, divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16F87X instruction set summary in Table 13-2 lists **byte-oriented**, **bit-oriented**, and **literal and control** operations. Table 13-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 13-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1). The assembler will generate code with x = 0 . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; $d = 0$: store result in W, d = 1: store result in file register f. Default is d = 1.
PC	Program Counter
то	Time-out bit
PD	Power-down bit

The instruction set is highly orthogonal and is grouped into three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s.

Table 13-2 lists the instructions recognized by the MPASMTM assembler.

Figure 13-1 shows the general formats that the instructions can have.

Note:	То	maintain	upward	compatibility	with
	futu	ure PIC16F	87X prod	ucts, <u>do not us</u>	<u>e</u> the
	OP	FION and T	TRIS inst	ructions.	

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

FIGURE 13-1: GENERAL FORMAT FOR INSTRUCTIONS

• • • • • • • • • • • • • • • • • • • •					
OPCODE d f (FILE #)					
d = 0 for destination W					
d = 1 for destination f					
f = 7-bit file register address					
Bit-oriented file register operations					
13 10 9 7 6 0					
OPCODE b (BIT #) f (FILE #)					
h – 3-bit bit address					
f = 7-bit file register address					
Ĵ					
Literal and control operations					
General					
13 8 7 0					
OPCODE k (literal)					
CALL and GOTO instructions only					
<u>13 11 10 0</u>					
OPCODE k (literal)					
k = 11-bit immediate value					

A description of each instruction is available in the PIC[®] MCU Mid-Range Reference Manual, (DS33023).

15.5 Timing Parameter Symbology

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS		3. Tcc:st	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т			
F	Frequency	Т	Time
Lowercas	e letters (pp) and their meanings:		
рр			
сс	CCP1	OSC	OSC1
ck	CLKOUT	rd	RD
CS	CS	rw	RD or WR
di	SDI	SC	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Uppercase	e letters and their meanings:	1	
S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance
I ² C only			
AA	output access	High	High
BUF	Bus free	Low	Low
TCC:ST (I ²	C specifications only)		
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	STOP condition
STA	START condition		

FIGURE 15-5: LOAD CONDITIONS





FIGURE 15-13: SPI MASTER MODE TIMING (CKE = 0, SMP = 0)

FIGURE 15-14: SPI MASTER MODE TIMING (CKE = 1, SMP = 1)



TABLE 15-12:PIC16F87X-04 (COMMERCIAL, INDUSTRIAL, EXTENDED)PIC16F87X-10 (EXTENDED)PIC16F87X-20 (COMMERCIAL, INDUSTRIAL)PIC16LF87X-04 (COMMERCIAL, INDUSTRIAL)

Param No.	Sym	Characterist	ic	Min	Тур†	Max	Units	Conditions						
A01	NR	Resolution		—	—	10-bits	bit	$\label{eq:VREF} \begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$						
A03	EIL	Integral linearity error		—	_	< ± 1	LSb	$\begin{array}{l} VREF=VDD=5.12V,\\ VSS\leqVAIN\leqVREF \end{array}$						
A04	Edl	Differential linearity err	or	—	—	< ± 1	LSb	$\begin{array}{l} VREF=VDD=5.12V,\\ VSS\leqVAIN\leqVREF \end{array}$						
A06	EOFF	Offset error		—	—	< ± 2	LSb	$\begin{array}{l} VREF=VDD=5.12V,\\ VSS\leqVAIN\leqVREF \end{array}$						
A07	Egn	Gain error		_	—	< ± 1	LSb	$\begin{array}{l} VREF=VDD=5.12V,\\ VSS\leqVAIN\leqVREF \end{array}$						
A10	_	Monotonicity ⁽³⁾		—	guaranteed	_	_	$V\text{SS} \leq V\text{AIN} \leq V\text{REF}$						
A20	Vref	Reference voltage (VREF+ - VREF-)		2.0	—	Vdd + 0.3	V	Absolute minimum electrical spec. To ensure 10-bit accuracy.						
A21	VREF+	Reference voltage High		AVDD - 2.5V		AVDD + 0.3V	V							
A22	Vref-	Reference voltage low		AVss - 0.3V		VREF+ - 2.0V	V							
A25	VAIN	Analog input voltage		Vss - 0.3 V	—	Vref + 0.3 V	V							
A30	Zain	Recommended impedance of analog voltage source		_	—	10.0	kΩ							
A40	IAD	IAD	IAD	IAD	IAD	IAD	IAD	A/D conversion	Standard	—	220	_	μΑ	Average current consumption
					current (VDD)	Extended	—	90	_	μΑ	when A/D is on (Note 1)			
A50	IREF	VREF input current (No	te 2)	10	_	1000	μA	During VAIN acquisition. Based on differential of VHOLD to VAIN to charge CHOLD, see Section 11.1.						
				—	—	10	μA	During A/D Conversion cycle						

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When A/D is off, it will not consume any current other than minor leakage current.

The power-down current spec includes any such leakage from the A/D module.

2: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.

3: The A/D conversion result never decreases with an increase in the input voltage, and has no missing codes.

APPENDIX A: REVISION HISTORY

Version	Date	Revision Description
A	1998	This is a new data sheet. However, these devices are similar to the PIC16C7X devices found in the PIC16C7X Data Sheet (DS30390). Data Memory Map for PIC16F873/874, moved ADFM bit from ADCON1<5> to ADCON1<7>.
В	1999	FLASH EEPROM access information.
С	2000	DC characteristics updated. DC performance graphs added.
D	2013	Added a note to each package drawing.

APPENDIX B: DEVICE DIFFERENCES

The differences between the devices in this data sheet are listed in Table B-1.

TABLE B-1:	DEVICE DIFFERENCES

Difference	PIC16F876/873	PIC16F877/874
A/D	5 channels, 10-bits	8 channels, 10-bits
Parallel Slave Port	no	yes
Packages	28-pin PDIP, 28-pin windowed CERDIP, 28-pin SOIC	40-pin PDIP, 44-pin TQFP, 44-pin MQFP, 44-pin PLCC

0

On-Line Support	
OPCODE Field Descriptions	
OPTION REG Register	19 48
	10
PS2:PS0 Bits	
PSA Bit	
T0CS Bit	
T0SE Bit	
OSC1/CLKIN Pin	
OSC2/CLKOUT Pin	
Oscillator Configuration	
HS	
LP	
RC	121, 122, 124
ХТ	
Oscillator, WDT	
Oscillators	
Capacitor Selection	
Crystal and Ceramic Resonators	121
RC	122

Ρ

P (STOP bit)	
Package Marking Information	
Packaging Information	
Paging, Program Memory	
Parallel Slave Port (PSP)	9, 35, 38
Associated Registers	
Block Diagram	
RE0/RD/AN5 Pin	9, 36, 38
RE1/WR/AN6 Pin	9, 36, 38
RE2/CS/AN7 Pin	9, 36, 38
Read Waveforms	
Select (PSPMODE Bit)	.35, 36, 37, 38
Write Waveforms	
PCL Register	15, 16, 26
PCLATH Register	.15, 16, 17, 26
PCON Register	
BOR Bit	
POR Bit	
PIC16F876 Pinout Description	7
PIC16F87X Product Identification System	
PICDEM 1 Low Cost PIC MCU	
Demonstration Board	
PICDEM 17 Demonstration Board	
PICDEM 2 Low Cost PIC16CXX	
Demonstration Board	
PICDEM 3 Low Cost PIC16CXXX	
Demonstration Board	
PICSTART Plus Entry Level	
Development Programmer	
PIE1 Register	21
PIE2 Register	23
Pinout Descriptions	
PIC16F873/PIC16F876	7
PIC16F874/PIC16F877	8
PIR1 Register	
PIR2 Register	24
POP	
POR. See Power-on Reset	

POF	RTA7,	8, 17
	Analog Port Pins	7, 8
	Associated Registers	30
	Block Diagram	
	BA2: BA0 and BA5 Bing	20
		29
	RA4/TOCKI Pin	29
	Initialization	29
	PORTA Register1	5, 29
	RA3	
	RA0 and RA5 Port Pins	. 29
		7 8
	RA5/S5/AN4 PIn	/,8
	I RISA Register	29
POF	RTB7,	8, 17
	Associated Registers	32
	Block Diagram	
	RB3 RB0 Port Pins	31
	RD7:DD4 Dort Ding	21
		31
	PORIB Register1	5, 31
	RB0/INT Edge Select (INTEDG Bit)	19
	RB0/INT Pin, External7, 8	, 130
	RB7:RB4 Interrupt on Change	. 130
	RB7 RB4 Interrupt on Change Enable	
	(PRIF Bit)	130
	DD7:DD4 Interrupt on Change Flag	. 150
	RB7.RB4 Interrupt on Change Flag	
	(RBIF Bit)	. 130
	RB7:RB4 Interrupt-on-Change Enable	
	(RBIE Bit)	20
	RB7:RB4 Interrupt-on-Change Flag	
	(BBIE Bit) 2	0 31
	TRISB Pegister 1	7 31
		0 47
POR	(IC	9, 17
	Associated Registers	34
	Block Diagrams	
	Peripheral Output Override	
	(RC 0:2, 5:7)	33
	Peripheral Output Override	
		22
		33
	PORIC Register1	5, 33
	RC0/T1OSO/T1CKI Pin	7, 9
	RC1/T1OSI/CCP2 Pin	7, 9
	RC2/CCP1 Pin	7, 9
	RC3/SCK/SCL Pin	7.9
		7 9
		7,9
	RC6/TX/CK Pin	9,96
	RC7/RX/DT Pin7, 9, 9	6, 97
	TRISC Register	3, 95
POR	.1	7, 38
	Associated Registers	35
	Block Diagram	00 2F
	Devolution Deve (DCD) Function	ათ იი
	Parallel Slave Port (PSP) FUnction	35
	PORTD Register1	5, 35

PIC16F87X

NOTES: