



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	22
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	368 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 5x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f876-04i-sp

### PIC16F87X

#### **Table of Contents**

1.0	Device Overview	5
2.0	Memory Organization	11
3.0	I/O Ports	
4.0	Data EEPROM and FLASH Program Memory	41
5.0	Timer0 Module	47
6.0	Timer1 Module	51
7.0	Timer2 Module	55
8.0	Capture/Compare/PWM Modules	57
9.0	Master Synchronous Serial Port (MSSP) Module	
10.0	Addressable Universal Synchronous Asynchronous Receiver Transmitter (USART)	95
11.0	Analog-to-Digital Converter (A/D) Module	111
12.0	Special Features of the CPU	119
13.0	Instruction Set Summary	135
14.0	Development Support	143
	Electrical Characteristics	
	DC and AC Characteristics Graphs and Tables	
17.0	Packaging Information	189
	endix A: Revision History	
Appe	endix B: Device Differences	197
Appe	endix C: Conversion Considerations	198
	(	
	ine Support	
	der Response	208
PIC <sub>1</sub>	6F87X Product Identification System	209

#### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

#### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- · Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

**TABLE 1-2:** PIC16F874 AND PIC16F877 PINOUT DESCRIPTION (CONTINUED)

RCO/T1CKI	Pin Name	DIP Pin#	PLCC Pin#	QFP Pin#	I/O/P Type	Buffer Type	Description
RC1/T10SI/CCP2							PORTC is a bi-directional I/O port.
RC2/CCP1	RC0/T1OSO/T1CKI	15	16	32	I/O	ST	·
RC3/SCK/SCL   18   20   37   1/0   ST	RC1/T1OSI/CCP2	16	18	35	I/O	ST	
RC4/SDI/SDA   23   25   42   1/0   ST	RC2/CCP1	17	19	36	I/O	ST	
RC5/SDO	RC3/SCK/SCL	18	20	37	I/O	ST	
RC6/TX/CK         25         27         44         I/O         ST         RC6 can also be the USART Asynchronous Transmit or Synchronous Clock.           RC7/RX/DT         26         29         1         I/O         ST         RC7 can also be the USART Asynchronous Receive or Synchronous Data.           RD0/PSP0         19         21         38         I/O         ST/TTL(3)         PORTD is a bi-directional I/O port or parallel slave port when interfacing to a microprocessor bus.           RD1/PSP1         20         22         39         I/O         ST/TTL(3)         PORTD is a bi-directional I/O port or parallel slave port when interfacing to a microprocessor bus.           RD1/PSP1         20         22         39         I/O         ST/TTL(3)         PORTD is a bi-directional I/O port or parallel slave port when interfacing to a microprocessor bus.           RD3/PSP2         21         23         40         I/O         ST/TTL(3)         FT/TTL(3)           RD6/PSP3         22         24         41         I/O         ST/TTL(3)         PORTE is a bi-directional I/O port.           RE0/RD/AN5         8         9         25         I/O         ST/TTL(3)         RE0 can also be read control for the parallel slave port, or analog input5.           RE1/WR/AN6         9         10         26         I/O         ST/TTL(3	RC4/SDI/SDA	23	25	42	I/O	ST	
RC7/RX/DT   26   29	RC5/SDO	24	26	43	I/O	ST	RC5 can also be the SPI Data Out (SPI mode).
RD0/PSP0	RC6/TX/CK	25	27	44	I/O	ST	•
RD0/PSP0	RC7/RX/DT	26	29	1	I/O	ST	
RD1/PSP1         20         22         39         I/O         ST/TTL(3)         RD2/PSP2         21         23         40         I/O         ST/TTL(3)         RD3/PSP3         22         24         41         I/O         ST/TTL(3)         RD4/PSP4         27         30         2         I/O         ST/TTL(3)         RD5/PSP5         28         31         3         I/O         ST/TTL(3)         RD6/PSP6         29         32         4         I/O         ST/TTL(3)         RE0/RD/AN5         8         9         25         I/O         ST/TTL(3)         RE0 can also be read control for the parallel slave port, or analog input5.           RE1/WR/AN6         9         10         26         I/O         ST/TTL(3)         RE1 can also be write control for the parallel slave port, or analog input6.           RE2/CS/AN7         10         11         27         I/O         ST/TTL(3)         RE2 can also be select control for the parallel slave port, or analog input7.           Vss         12,31         13,34         6,29         P         —         Ground reference for logic and I/O pins.           NC         —         1,17,28,         12,13,         —         Positive supply for logic and I/O pins.							
RD2/PSP2         21         23         40         I/O         ST/TTL(3)         RD3/PSP3         22         24         41         I/O         ST/TTL(3)         RD4/PSP4         27         30         2         I/O         ST/TTL(3)         RD5/PSP5         28         31         3         I/O         ST/TTL(3)         RD6/PSP6         29         32         4         I/O         ST/TTL(3)         RD7/PSP7         30         33         5         I/O         ST/TTL(3)         RE0 can also be read control for the parallel slave port, or analog input5.           RE1/WR/AN6         9         10         26         I/O         ST/TTL(3)         RE1 can also be write control for the parallel slave port, or analog input6.           RE2/CS/AN7         10         11         27         I/O         ST/TTL(3)         RE2 can also be select control for the parallel slave port, or analog input7.           Vss         12,31         13,34         6,29         P         —         Ground reference for logic and I/O pins.           VDD         11,32         12,35         7,28         P         —         Positive supply for logic and I/O pins.           NC         —         1,17,28, 12,13,         —         These pins are not internally connected. These pins	RD0/PSP0	19	21	38	I/O	ST/TTL <sup>(3)</sup>	
RD3/PSP3         22         24         41         I/O         ST/TTL(3)         RD4/PSP4         27         30         2         I/O         ST/TTL(3)         RD5/PSP5         28         31         3         I/O         ST/TTL(3)         ST/TTL(3)         RD6/PSP6         29         32         4         I/O         ST/TTL(3)         PORTE is a bi-directional I/O port.           RE0/RD/AN5         8         9         25         I/O         ST/TTL(3)         RE0 can also be read control for the parallel slave port, or analog input5.           RE1/WR/AN6         9         10         26         I/O         ST/TTL(3)         RE1 can also be write control for the parallel slave port, or analog input6.           RE2/CS/AN7         10         11         27         I/O         ST/TTL(3)         RE2 can also be select control for the parallel slave port, or analog input6.           VSS         12,31         13,34         6,29         P         —         Ground reference for logic and I/O pins.           VDD         11,32         12,35         7,28         P         —         Positive supply for logic and I/O pins.           NC         —         1,17,28, 12,13,         —         These pins are not internally connected. These pins	RD1/PSP1	20	22	39	I/O	ST/TTL <sup>(3)</sup>	
RD4/PSP4         27         30         2         I/O         ST/TTL(3)         RD5/PSP5         28         31         3         I/O         ST/TTL(3)         RD6/PSP6         29         32         4         I/O         ST/TTL(3)         RD7/PSP7         30         33         5         I/O         ST/TTL(3)         PORTE is a bi-directional I/O port.           RE0/RD/AN5         8         9         25         I/O         ST/TTL(3)         RE0 can also be read control for the parallel slave port, or analog input5.           RE1/WR/AN6         9         10         26         I/O         ST/TTL(3)         RE1 can also be write control for the parallel slave port, or analog input6.           RE2/CS/AN7         10         11         27         I/O         ST/TTL(3)         RE2 can also be select control for the parallel slave port, or analog input7.           Vss         12,31         13,34         6,29         P         —         Ground reference for logic and I/O pins.           VDD         11,32         12,35         7,28         P         —         Positive supply for logic and I/O pins.           NC         —         1,17,28, 12,13,         —         These pins are not internally connected. These pins	RD2/PSP2	21	23	40	I/O	ST/TTL <sup>(3)</sup>	
RD5/PSP5         28         31         3         I/O         ST/TTL(3)           RD6/PSP6         29         32         4         I/O         ST/TTL(3)           RD7/PSP7         30         33         5         I/O         ST/TTL(3)           RE0/RD/AN5         8         9         25         I/O         ST/TTL(3)         RE0 can also be read control for the parallel slave port, or analog input5.           RE1/WR/AN6         9         10         26         I/O         ST/TTL(3)         RE1 can also be write control for the parallel slave port, or analog input6.           RE2/CS/AN7         10         11         27         I/O         ST/TTL(3)         RE2 can also be select control for the parallel slave port, or analog input7.           Vss         12,31         13,34         6,29         P         —         Ground reference for logic and I/O pins.           VDD         11,32         12,35         7,28         P         —         Positive supply for logic and I/O pins.           NC         —         1,17,28, 12,13,         —         These pins are not internally connected. These pins	RD3/PSP3	22	24	41	I/O	ST/TTL <sup>(3)</sup>	
RD6/PSP6         29         32         4         I/O         ST/TTL(3)           RD7/PSP7         30         33         5         I/O         ST/TTL(3)         PORTE is a bi-directional I/O port.           RE0/RD/AN5         8         9         25         I/O         ST/TTL(3)         RE0 can also be read control for the parallel slave port, or analog input5.           RE1/WR/AN6         9         10         26         I/O         ST/TTL(3)         RE1 can also be write control for the parallel slave port, or analog input6.           RE2/CS/AN7         10         11         27         I/O         ST/TTL(3)         RE2 can also be select control for the parallel slave port, or analog input7.           Vss         12,31         13,34         6,29         P         —         Ground reference for logic and I/O pins.           VDD         11,32         12,35         7,28         P         —         Positive supply for logic and I/O pins.           NC         -         1,17,28,         12,13,         —         These pins are not internally connected. These pins	RD4/PSP4	27	30	2	I/O	ST/TTL <sup>(3)</sup>	
RD7/PSP7  30  33  5 I/O ST/TTL <sup>(3)</sup> PORTE is a bi-directional I/O port.  RE0/RD/AN5  8  9  25 I/O ST/TTL <sup>(3)</sup> RE0 can also be read control for the parallel slave port, or analog input5.  RE1/WR/AN6  9  10  26  I/O ST/TTL <sup>(3)</sup> RE1 can also be write control for the parallel slave port, or analog input6.  RE2/CS/AN7  10  11  27  I/O ST/TTL <sup>(3)</sup> RE2 can also be select control for the parallel slave port, or analog input6.  RE2/CS/AN7  VSS  12,31  13,34  6,29  P  Ground reference for logic and I/O pins.  VDD  11,32  12,35  7,28  P  Positive supply for logic and I/O pins.  These pins are not internally connected. These pins	RD5/PSP5	28	31	3	I/O	ST/TTL <sup>(3)</sup>	
RE0/RD/AN5  8  9  25  I/O  ST/TTL(3)  RE0 can also be read control for the parallel slave port, or analog input5.  RE1/WR/AN6  9  10  26  I/O  ST/TTL(3)  RE1 can also be write control for the parallel slave port, or analog input6.  RE2/CS/AN7  10  11  27  I/O  ST/TTL(3)  RE1 can also be write control for the parallel slave port, or analog input6.  RE2 can also be select control for the parallel slave port, or analog input7.  Vss  12,31  13,34  6,29  P  Ground reference for logic and I/O pins.  VDD  11,32  12,35  7,28  P  Positive supply for logic and I/O pins.  These pins are not internally connected. These pins	RD6/PSP6	29	32	4	I/O		
RE0/RD/AN5       8       9       25       I/O       ST/TTL(3)       RE0 can also be read control for the parallel slave port, or analog input5.         RE1/WR/AN6       9       10       26       I/O       ST/TTL(3)       RE1 can also be write control for the parallel slave port, or analog input6.         RE2/CS/AN7       10       11       27       I/O       ST/TTL(3)       RE2 can also be select control for the parallel slave port, or analog input7.         Vss       12,31       13,34       6,29       P       —       Ground reference for logic and I/O pins.         VDD       11,32       12,35       7,28       P       —       Positive supply for logic and I/O pins.         NC       —       1,17,28, 12,13, 12,13, 12,13, 13, 12,13, 12,13       —       These pins are not internally connected. These pins	RD7/PSP7	30	33	5	I/O	ST/TTL <sup>(3)</sup>	
RE1/WR/AN6  9 10 26 I/O ST/TTL <sup>(3)</sup> RE1 can also be write control for the parallel slave port, or analog input5.  RE2/CS/AN7 10 11 27 I/O ST/TTL <sup>(3)</sup> RE2 can also be select control for the parallel slave port, or analog input7.  Vss 12,31 13,34 6,29 P — Ground reference for logic and I/O pins.  VDD 11,32 12,35 7,28 P — Positive supply for logic and I/O pins.  NC — 1,17,28, 12,13, — These pins are not internally connected. These pins							PORTE is a bi-directional I/O port.
RE2/CS/AN7  10  11  27  I/O  ST/TTL <sup>(3)</sup> RE2 can also be select control for the parallel slave port, or analog input6.  RE2 can also be select control for the parallel slave port, or analog input7.  Vss  12,31  13,34  6,29  P  Ground reference for logic and I/O pins.  VDD  11,32  12,35  7,28  P  Positive supply for logic and I/O pins.  NC  1,17,28, 12,13,  These pins are not internally connected. These pins	RE0/RD/AN5	8	9	25	I/O	ST/TTL <sup>(3)</sup>	· ·
VSS12,3113,346,29P—Ground reference for logic and I/O pins.VDD11,3212,357,28P—Positive supply for logic and I/O pins.NC—1,17,28, 12,13, 12,13, 12,13, 13, 14,13, 14,13—These pins are not internally connected. These pins	RE1/WR/AN6	9	10	26	I/O	ST/TTL <sup>(3)</sup>	· ·
VDD     11,32     12,35     7,28     P     —     Positive supply for logic and I/O pins.       NC     —     1,17,28, 12,13, 12,13, 12,13, 12,13, 12,13, 12,13     —     These pins are not internally connected. These pins	RE2/CS/AN7	10	11	27	I/O	ST/TTL <sup>(3)</sup>	·
NC — 1,17,28, 12,13, — These pins are not internally connected. These pins	Vss	12,31	13,34	6,29	Р	_	Ground reference for logic and I/O pins.
	VDD	11,32	12,35	7,28	Р	_	Positive supply for logic and I/O pins.
	NC	_				_	

Legend: I = input

O = output— = Not used I/O = input/output

TTL = TTL input

P = power

ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as an external interrupt.

- 2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.
- 3: This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).
- 4: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

FIGURE 2-4: PIC16F874/873 REGISTER FILE MAP

	File Address	Д	File Address		File Address		File Address		
Indirect addr.	(*) 00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr.(*)	180h		
TMR0	01h	OPTION_REG	81h	TMR0	101h	OPTION_REG	181h		
PCL	02h	PCL	82h	PCL	102h	PCL	182h		
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h		
FSR	04h	FSR	84h	FSR	104h	FSR	184h		
PORTA	05h	TRISA	85h		105h		185h		
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186h		
PORTC	07h	TRISC	87h		107h		187h		
PORTD <sup>(1)</sup>	08h	TRISD <sup>(1)</sup>	88h		108h		188h		
PORTE <sup>(1)</sup>	09h	TRISE <sup>(1)</sup>	89h		109h		189h		
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah		
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh		
PIR1	0Ch	PIE1	8Ch	EEDATA	10Ch	EECON1	18Ch		
PIR2	0Dh	PIE2	8Dh	EEADR	10Dh	EECON2	18Dh		
TMR1L	0Eh	PCON	8Eh	EEDATH	10Eh	Reserved <sup>(2)</sup>	18Eh		
TMR1H	0Fh		8Fh	EEADRH	10Fh	Reserved <sup>(2)</sup>	18Fh		
T1CON	10h		90h		110h		190h		
TMR2	11h	SSPCON2	91h						
T2CON	12h	PR2	92h						
SSPBUF	13h	SSPADD	93h						
SSPCON	14h	SSPSTAT	94h						
CCPR1L	15h		95h						
CCPR1H	16h		96h						
CCP1CON	17h		97h						
RCSTA	18h	TXSTA	98h						
TXREG	19h	SPBRG	99h						
RCREG	1Ah		9Ah						
CCPR2L	1Bh		9Bh						
CCPR2H	1Ch		9Ch						
CCP2CON	1Dh		9Dh						
ADRESH	1Eh	ADRESL	9Eh						
ADCON0	1Fh	ADCON1	9Fh				4.4.01		
	20h		A0h		120h		1A0h		
			71011						
General		General							
Purpose		Purpose		accesses		accesses			
Register		Register		20h-7Fh		A0h - FFh			
96 Bytes		96 Bytes			16Fh		1EFh		
					170h		1F0h		
	<b>7</b> E.		<i>'</i>		475-		455,		
Bank 0	7Fh	Bank 1	FFh	Bank 2	17Fh	Bank 3	1FFh		
_	nnlemented (	data memory locat	tions read			-			
	a physical re		10115, 1680	uas U.					
Note 1: These registers are not implemented on the PIC16F873.									

#### 2.2.2.2 OPTION\_REG Register

The OPTION\_REG Register is a readable and writable register, which contains various control bits to configure the TMR0 prescaler/WDT postscaler (single assignable register known also as the prescaler), the External INT Interrupt, TMR0 and the weak pull-ups on PORTB.

To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the Watchdog Timer.

#### REGISTER 2-2: OPTION\_REG REGISTER (ADDRESS 81h, 181h)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0
bit 7							bit 0

Note:

bit 7 RBPU: PORTB Pull-up Enable bit

1 = PORTB pull-ups are disabled

0 = PORTB pull-ups are enabled by individual port latch values

bit 6 INTEDG: Interrupt Edge Select bit

1 = Interrupt on rising edge of RB0/INT pin

0 = Interrupt on falling edge of RB0/INT pin

bit 5 TOCS: TMR0 Clock Source Select bit

1 = Transition on RA4/T0CKI pin

0 = Internal instruction cycle clock (CLKOUT)

bit 4 T0SE: TMR0 Source Edge Select bit

1 = Increment on high-to-low transition on RA4/T0CKI pin

0 = Increment on low-to-high transition on RA4/T0CKI pin

1:128

bit 3 **PSA**: Prescaler Assignment bit

1 = Prescaler is assigned to the WDT

0 = Prescaler is assigned to the Timer0 module

bit 2-0 PS2:PS0: Prescaler Rate Select bits

Bit Value	TMR0 Rate	WDT Rate
000	1:2	1:1
001	1:4	1:2
010	1:8	1:4
011	1:16	1:8
100	1:32	1 : 16
101	1:64	1:32
110	1 · 128	1:64

1:256

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

**Note:** When using low voltage ICSP programming (LVP) and the pull-ups on PORTB are enabled, bit 3 in the TRISB register must be cleared to disable the pull-up on RB3 and ensure the proper operation of the device


#### 3.2 **PORTB** and the TRISB Register

PORTB is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

Three pins of PORTB are multiplexed with the Low Voltage Programming function: RB3/PGM, RB6/PGC and RB7/PGD. The alternate functions of these pins are described in the Special Features Section.

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit RBPU (OPTION\_REG<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

FIGURE 3-3: **BLOCK DIAGRAM OF RB3:RB0 PINS** 



Four of the PORTB pins, RB7:RB4, have an interrupton-change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupton-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RB Port Change Interrupt with flag bit RBIF (INTCON<0>).

This interrupt can wake the device from SLEEP. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- Any read or write of PORTB. This will end the mismatch condition.
- Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.


The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

This interrupt-on-mismatch feature, together with software configureable pull-ups on these four pins, allow easy interface to a keypad and make it possible for wake-up on key depression. Refer to the Embedded Control Handbook, "Implementing Wake-up on Key Strokes" (AN552).

RB0/INT is an external interrupt input pin and is configured using the INTEDG bit (OPTION\_REG<6>).

RB0/INT is discussed in detail in Section 12.10.1.

FIGURE 3-4: **BLOCK DIAGRAM OF RB7:RB4 PINS** 



2: To enable weak pull-ups, set the appropriate TRIS bit(s) and clear the RBPU bit (OPTION\_REG<7>).

#### 6.1 Timer1 Operation in Timer Mode


Timer mode is selected by clearing the TMR1CS (T1CON<1>) bit. In this mode, the input clock to the timer is Fosc/4. The synchronize control bit T1SYNC (T1CON<2>) has no effect, since the internal clock is always in sync.

#### 6.2 Timer1 Counter Operation

Timer1 may operate in either a Synchronous, or an Asynchronous mode, depending on the setting of the TMR1CS bit.

When Timer1 is being incremented via an external source, increments occur on a rising edge. After Timer1 is enabled in Counter mode, the module must first have a falling edge before the counter begins to increment.

FIGURE 6-1: TIMER1 INCREMENTING EDGE




# 6.3 Timer1 Operation in Synchronized Counter Mode

Counter mode is selected by setting bit TMR1CS. In this mode, the timer increments on every rising edge of clock input on pin RC1/T1OSI/CCP2, when bit T1OSCEN is set, or on pin RC0/T1OSO/T1CKI, when bit T1OSCEN is cleared.

If T1SYNC is cleared, then the external clock input is synchronized with internal phase clocks. The synchronization is done after the prescaler stage. The prescaler stage is an asynchronous ripple-counter.

In this configuration, during SLEEP mode, Timer1 will not increment even if the external clock is present, since the synchronization circuit is shut-off. The prescaler, however, will continue to increment.

FIGURE 6-2: TIMER1 BLOCK DIAGRAM



#### 9.2.3 SLEEP OPERATION

While in SLEEP mode, the I<sup>2</sup>C module can receive addresses or data. When an address match or complete byte transfer occurs, wake the processor from SLEEP (if the SSP interrupt is enabled).

#### 9.2.4 EFFECTS OF A RESET

A RESET disables the SSP module and terminates the current transfer.

TABLE 9-3: REGISTERS ASSOCIATED WITH I<sup>2</sup>C OPERATION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	V <u>alue o</u> n: MCLR, WDT
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
0Dh	PIR2	_	(2)	_	EEIF	BCLIF	_	_	CCP2IF	-r-0 00	-r-0 00
8Dh	PIE2	_	(2)	_	EEIE	BCLIE	_	_	CCP2IE	-r-0 00	-r-0 00
13h	SSPBUF	Synchrono	ous Serial Po	t Receive I	Buffer/Trar	nsmit Reg	ister			xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
91h	SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000
93h	SSPADD	I <sup>2</sup> C Slave	Address/Mas		0000 0000	0000 0000					
94h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the SSP in I<sup>2</sup>C mode.

Note 1: These bits are reserved on PIC16F873/876 devices; always maintain these bits clear.

<sup>2:</sup> These bits are reserved on these devices; always maintain these bits clear.

### 9.2.10 I<sup>2</sup>C MASTER MODE REPEATED START CONDITION TIMING

A Repeated START condition occurs when the RSEN bit (SSPCON2<1>) is programmed high and the I<sup>2</sup>C module is in the IDLE state. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the baud rate generator is loaded with the contents of SSPADD<6:0> and begins counting. The SDA pin is released (brought high) for one baud rate generator count (TBRG). When the baud rate generator times out, if SDA is sampled high, the SCL pin will be de-asserted (brought high). When SCL is sampled high the baud rate generator is reloaded with the contents of SSPADD<6:0> and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA is low) for one TBRG, while SCL is high. Following this, the RSEN bit in the SSPCON2 register will be automatically cleared and the baud rate generator will not be reloaded, leaving the SDA pin held low. As soon as a START condition is detected on the SDA and SCL pins, the S bit (SSPSTAT<3>) will be set. The SSPIF bit will not be set until the baud rate generator has timed out.

**Note** 1: If RSEN is programmed while any other event is in progress, it will not take effect.

- **2:** A bus collision during the Repeated START condition occurs if:
  - SDA is sampled low when SCL goes from low to high.
  - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data "1".


Immediately following the SSPIF bit getting set, the user may write the SSPBUF with the 7-bit address in 7-bit mode, or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode), or eight bits of data (7-bit mode).

#### 9.2.10.1 WCOL Status Flag


If the user writes the SSPBUF when a Repeated START sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

**Note:** Because queueing of events is not allowed, writing of the lower 5 bits of SSPCON2 is disabled until the Repeated START condition is complete.


#### FIGURE 9-13: REPEAT START CONDITION WAVEFORM



#### FIGURE 10-7: ASYNCHRONOUS RECEPTION WITH ADDRESS DETECT



#### FIGURE 10-8: ASYNCHRONOUS RECEPTION WITH ADDRESS BYTE FIRST




#### TABLE 10-7: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	R0IF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
1Ah	RCREG	USART Re	ceive Re	gister						0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Generato		0000 0000	0000 0000					

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

Note 1: Bits PSPIE and PSPIF are reserved on PIC16F873/876 devices; always maintain these bits clear.



#### 10.4 USART Synchronous Slave Mode

Synchronous Slave mode differs from the Master mode in the fact that the shift clock is supplied externally at the RC6/TX/CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in SLEEP mode. Slave mode is entered by clearing bit CSRC (TXSTA<7>).

### 10.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes is identical, except in the case of the SLEEP mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- Flag bit TXIF will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set.

 e) If enable bit TXIE is set, the interrupt will wake the chip from SLEEP and if the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

When setting up a Synchronous Slave Transmission, follow these steps:

- Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set bit TX9.
- Enable the transmission by setting enable bit TXEN.
- If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- Start transmission by loading data to the TXREG register.
- If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.

#### TABLE 10-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	R0IF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
19h	TXREG	USART Tr	ansmit R	egister						0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Generat	or Regist	ter					0000 0000	0000 0000

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

Note 1: Bits PSPIE and PSPIF are reserved on PIC16F873/876 devices; always maintain these bits clear.

TABLE 12-4: STATUS BITS AND THEIR SIGNIFICANCE

POR	BOR	то	PD					
0	х	1	1	Power-on Reset				
0	х	0	x	legal, TO is set on POR				
0	х	х	0	llegal, PD is set on POR				
1	0	1	1	Brown-out Reset				
1	1	0	1	WDT Reset				
1	1	0	0	WDT Wake-up				
1	1	u	u	MCLR Reset during normal operation				
1	1	1	0	MCLR Reset during SLEEP or interrupt wake-up from SLEEP				


Legend: x = don't care, u = unchanged

TABLE 12-5: RESET CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	000h	0001 1xxx	0x
MCLR Reset during normal operation	000h	000u uuuu	uu
MCLR Reset during SLEEP	000h	0001 0uuu	uu
WDT Reset	000h	0000 1uuu	uu
WDT Wake-up	PC + 1	uuu0 0uuu	uu
Brown-out Reset	000h	0001 1uuu	u0
Interrupt wake-up from SLEEP	PC + 1 <sup>(1)</sup>	uuu1 0uuu	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'

**Note 1:** When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).



### 12.14 In-Circuit Debugger

When the DEBUG bit in the configuration word is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB® ICD. When the microcontroller has this feature enabled, some of the resources are not available for general use. Table 12-8 shows which features are consumed by the background debugger.

TABLE 12-8: DEBUGGER RESOURCES

I/O pins	RB6, RB7		
Stack	1 level		
Program Memory	Address 0000h must be NOP		
	Last 100h words		
Data Memory	0x070 (0x0F0, 0x170, 0x1F0) 0x1EB - 0x1EF		

To use the In-Circuit Debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to MCLR/VPP, VDD, GND, RB7 and RB6. This will interface to the In-Circuit Debugger module available from Microchip, or one of the third party development tool companies.

# 12.15 Program Verification/Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

#### 12.16 ID Locations

Four memory locations (2000h - 2003h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution, but are readable and writable during program/verify. It is recommended that only the 4 Least Significant bits of the ID location are used.

### RLF Rotate Left f through Carry

Syntax: [label] RLF f,d

Operands:  $0 \le f \le 127$  $d \in [0,1]$ 


Operation: See description below

Status Affected: C

Description: The contents of register 'f' are rotated

one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is

stored back in register 'f'.



#### **SLEEP**

Syntax: [ label ] SLEEP

Operands: None

Operation:  $00h \rightarrow WDT$ ,

0 → WDT prescaler,

 $1 \to \overline{TO}, \\ 0 \to \overline{PD}$ 

Status Affected: TO, PD

Description: The power-down status bit,  $\overline{PD}$  is

cleared. Time-out status bit, TO is set. Watchdog Timer and its

prescaler are cleared.

The processor is put into SLEEP mode with the oscillator stopped.

#### RETURN Return from Subroutine

Syntax: [ label ] RETURN

Operands: None Operation:  $TOS \rightarrow PC$ 

Status Affected: None

Description: Return from subroutine. The stack

is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle

instruction.

#### SUBLW Subtract W from Literal

Syntax: [label] SUBLW k

Operands:  $0 \le k \le 255$ Operation:  $k - (W) \rightarrow (W)$ Status Affected: C, DC, Z

Description: The W register is subtracted (2's

complement method) from the eight-bit literal 'k'. The result is placed in the W register.

#### RRF Rotate Right f through Carry

Syntax: [label] RRF f,d

Operands:  $0 \le f \le 127$  $d \in [0,1]$ 

Operation: See description below

Status Affected: C

Description: The contents of register 'f' are

rotated one bit to the right through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in

register 'f'.

C Register f

#### SUBWF Subtract W from f

Syntax: [label] SUBWF f,d

Operands:  $0 \le f \le 127$  $d \in [0,1]$ 

Operation: (f) - (W)  $\rightarrow$  (destination)

Status C, DC, Z

Affected:

Description: Subtract (2's complement method)

W register from register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.


### PIC16F87X

TABLE 15-7: SPI MODE REQUIREMENTS

Param No.	Symbol	Characteristic		Min	Тур†	Max	Units	Conditions
70*	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑ input		Тсу	_	_	ns	
71*	TscH	SCK input high time (Slave mode)		Tcy + 20	_	_	ns	
72*	TscL	SCK input low time (Slave mode)		Tcy + 20	_	_	ns	
73*	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge		100	_	_	ns	
74*	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge		100	_	_	ns	
75*	TdoR	SDO data output rise time	Standard( <b>F</b> ) Extended( <b>LF</b> )	_	10 25	25 50	ns ns	
76*	TdoF	SDO data output fall time		_	10	25	ns	
77*	TssH2doZ	SS↑ to SDO output hi-impedance		10	_	50	ns	
78*	TscR	SCK output rise time (Master mode)	Standard( <b>F</b> ) Extended( <b>LF</b> )		10 25	25 50	ns ns	
79*	TscF	SCK output fall time (Master mode)	SCK output fall time (Master mode)		10	25	ns	
80*	TscH2doV, TscL2doV	SDO data output valid after SCK edge	Standard( <b>F</b> ) Extended( <b>LF</b> )		_	50 145	ns	
81*	TdoV2scH, TdoV2scL	SDO data output setup to SCK edge		Tcy	_	_	ns	
82*	TssL2doV	SDO data output valid after SS↓ edge		_	_	50	ns	
83*	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5Tcy + 40	_	_	ns	

<sup>\*</sup> These parameters are characterized but not tested.

FIGURE 15-17: I<sup>2</sup>C BUS START/STOP BITS TIMING



<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### FIGURE 15-19: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




TABLE 15-10: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE)	Standard(F)	_	_	80	ns	
		Clock high to data out valid	Extended( <b>LF</b> )	_	_	100	ns	
121	Tckrf	Clock out rise time and fall time (Master mode)	Standard(F)	_	_	45	ns	
			Extended( <b>LF</b> )	_	_	50	ns	
122	Tdtrf	Data out rise time and fall time	Standard(F)	_	_	45	ns	
			Extended( <b>LF</b> )	_	_	50	ns	

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 15-20: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 15-11: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
125	TdtV2ckL	SYNC RCV (MASTER & SLAVE)  Data setup before CK ↓ (DT setup time)	15	_	_	ns	
126	TckL2dtl	Data hold after CK ↓ (DT hold time)	15	_	_	ns	

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 16-11: Albor vs. VDD OVER TEMPERATURE








FIGURE 16-12: TYPICAL AND MAXIMUM AITMR1 vs. VDD OVER TEMPERATURE (-10°C TO 70°C, TIMER1 WITH OSCILLATOR, XTAL=32 kHZ, C1 AND C2=50 pF)









# PIC16F87X

**NOTES:** 

D	IC1	6		7 <b>V</b>	,
		O	ГΟ	)	Ĺ

N I	$\sim$		c.
IV	u	ᆫ	<b>3</b> :