



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	22
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	368 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 5x10b
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f876-20-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams



2.0 MEMORY ORGANIZATION

There are three memory blocks in each of the PIC16F87X MCUs. The Program Memory and Data Memory have separate buses so that concurrent access can occur and is detailed in this section. The EEPROM data memory block is detailed in Section 4.0.

Additional information on device memory may be found in the PIC[®] MCU Mid-Range Reference Manual, (DS33023).

FIGURE 2-1: PIC16F877/876 PROGRAM MEMORY MAP AND STACK



2.1 **Program Memory Organization**

The PIC16F87X devices have a 13-bit program counter capable of addressing an $8K \times 14$ program memory space. The PIC16F877/876 devices have $8K \times 14$ words of FLASH program memory, and the PIC16F873/874 devices have $4K \times 14$. Accessing a location above the physically implemented address will cause a wraparound.

The RESET vector is at 0000h and the interrupt vector is at 0004h.

FIGURE 2-2: PIC16F874/873 PROGRAM MEMORY MAP AND



2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 2-1. The Special Function Registers can be classified into two sets: core (CPU) and peripheral. Those registers associated with the core functions are described in detail in this section. Those related to the operation of the peripheral features are described in detail in the peripheral features section.

 TABLE 2-1:
 SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Details on page:
Bank 0											
00h ⁽³⁾	INDF	Addressin	g this locatio	n uses conte	ents of FSR to	o address dat	a memory (no	t a physical ı	egister)	0000 0000	27
01h	TMR0	Timer0 Mc	dule Registe		xxxx xxxx	47					
02h ⁽³⁾	PCL	Program C	Counter (PC)	Least Signif	icant Byte					0000 0000	26
03h ⁽³⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	18
04h ⁽³⁾	FSR	Indirect Da	ata Memory	Address Poir	nter					xxxx xxxx	27
05h	PORTA		_	PORTA Da	ta Latch whe	n written: POI	RTA pins whe	n read		0x 0000	29
06h	PORTB	PORTB Da	ata Latch wh	en written: F	ORTB pins v	hen read				xxxx xxxx	31
07h	PORTC	PORTC D	ata Latch wh	en written: F	ORTC pins v	vhen read				xxxx xxxx	33
08h ⁽⁴⁾	PORTD	PORTD D	ata Latch wh	en written: F	ORTD pins v	vhen read				XXXX XXXX	35
09h ⁽⁴⁾	PORTE		_		_	_	RE2	RE1	RE0	xxx	36
0Ah ^(1,3)	PCLATH		_		Write Buffer	for the upper	r 5 bits of the l	Program Cou	unter	0 0000	26
0Bh ⁽³⁾	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	20
0Ch	PIR1	PSPIF ⁽³⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	22
0Dh	PIR2	_	(5)	—	EEIF	BCLIF	_	_	CCP2IF	-r-0 00	24
0Eh	TMR1L	Holding re	Holding register for the Least Significant Byte of the 16-bit TMR1 Register								
0Fh	TMR1H	Holding re	gister for the	Most Signif	icant Byte of	the 16-bit TM	R1 Register			xxxx xxxx	52
10h	T1CON		_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	51
11h	TMR2	Timer2 Mo	dule Registe	ər						0000 0000	55
12h	T2CON		TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	55
13h	SSPBUF	Synchrono	ous Serial Po	ort Receive E	Suffer/Transm	it Register				xxxx xxxx	70, 73
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	67
15h	CCPR1L	Capture/C	ompare/PW	M Register1	(LSB)					xxxx xxxx	57
16h	CCPR1H	Capture/C	ompare/PWI	M Register1	(MSB)					xxxx xxxx	57
17h	CCP1CON		—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	58
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	96
19h	TXREG	USART Tr	ansmit Data	Register						0000 0000	99
1Ah	RCREG	USART Re	eceive Data	Register						0000 0000	101
1Bh	CCPR2L	Capture/C	ompare/PW	M Register2	(LSB)					xxxx xxxx	57
1Ch	CCPR2H	Capture/C	ompare/PWI	M Register2	(MSB)					xxxx xxxx	57
1Dh	CCP2CON	—	_	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	58
1Eh	ADRESH	A/D Resul	t Register Hi	gh Byte						xxxx xxxx	116
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000 00-0	111

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved.

Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

2: Bits PSPIE and PSPIF are reserved on PIC16F873/876 devices; always maintain these bits clear.

3: These registers can be addressed from any bank.

4: PORTD, PORTE, TRISD, and TRISE are not physically implemented on PIC16F873/876 devices; read as '0'.

5: PIR2<6> and PIE2<6> are reserved on these devices; always maintain these bits clear.

3.4 **PORTD and TRISD Registers**

PORTD and TRISD are not implemented on the PIC16F873 or PIC16F876.

PORTD is an 8-bit port with Schmitt Trigger input buffers. Each pin is individually configureable as an input or output.

PORTD can be configured as an 8-bit wide microprocessor port (parallel slave port) by setting control bit PSPMODE (TRISE<4>). In this mode, the input buffers are TTL.

FIGURE 3-7: PORTD BLOCK DIAGRAM (IN I/O PORT MODE)



Name	Bit#	Buffer Type	Function
RD0/PSP0	bit0	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit0.
RD1/PSP1	bit1	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit1.
RD2/PSP2	bit2	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit2.
RD3/PSP3	bit3	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit3.
RD4/PSP4	bit4	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit4.
RD5/PSP5	bit5	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit5.
RD6/PSP6	bit6	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit6.
RD7/PSP7	bit7	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit7.

TABLE 3-7: PORTD FUNCTIONS

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in Parallel Slave Port mode.

TABLE 3-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
08h	PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx xxxx	uuuu uuuu
88h	TRISD	PORT	PORTD Data Direction Register								1111 1111
89h	TRISE	IBF	OBF	IBOV	PSPMODE		PORTE	Data Direo	ction Bits	0000 -111	0000 -111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PORTD.



FIGURE 3-11: PARALLEL SLAVE PORT READ WAVEFORMS



TABLE 3-11: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
08h	PORTD	Port Data	Latch w	XXXX XXXX	uuuu uuuu						
09h	PORTE	—			—	_	RE2	RE1	RE0	xxx	uuu
89h	TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE Data Direction Bits			0000 -111	0000 -111
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
9Fh	ADCON1	ADFM			—	PCFG3	PCFG2	PCFG1	PCFG0	0- 0000	0- 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Parallel Slave Port. **Note 1:** Bits PSPIE and PSPIF are reserved on the PIC16F873/876; always maintain these bits clear.

4.9 FLASH Program Memory Write Protection

The configuration word contains a bit that write protects the FLASH program memory, called WRT. This bit can only be accessed when programming the PIC16F87X device via ICSP. Once write protection is enabled, only an erase of the entire device will disable it. When enabled, write protection prevents any writes to FLASH program memory. Write protection does not affect program memory reads.

TABLE 4-1: READ/WRITE STATE OF INTERNAL FLASH PROGRAM MEMORY

Configuration Bits		Bits	MomenyLeastion	Internal	Internal		
CP1	CP0	WRT	Memory Location	Read	Write	ICSP Read	ICSP write
0	0	x	All program memory	Yes	No	No	No
0	1	0	Unprotected areas	Yes	No	Yes	No
0	1	0	Protected areas	Yes	No	No	No
0	1	1	Unprotected areas	Yes	Yes	Yes	No
0	1	1	Protected areas	Yes	No	No	No
1	0	0	Unprotected areas	Yes	No	Yes	No
1	0	0	Protected areas	Yes	No	No	No
1	0	1	Unprotected areas	Yes	Yes	Yes	No
1	0	1	Protected areas	Yes	No	No	No
1	1	0	All program memory	Yes	No	Yes	Yes
1	1	1	All program memory	Yes	Yes	Yes	Yes

|--|

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
10Dh	EEADR	EEPROM	EEPROM Address Register, Low Byte								uuuu uuuu
10Fh	EEADRH	—	_	—	EEPROM Address, High Byte						uuuu uuuu
10Ch	EEDATA	EEPROM Data Register, Low Byte								xxxx xxxx	uuuu uuuu
10Eh	EEDATH	—	_	EEPRO	M Data Re	egister, Hig	h Byte			xxxx xxxx	uuuu uuuu
18Ch	EECON1	EEPGD	_	—	_	WRERR	WREN	WR	RD	x x000	x u000
18Dh	EECON2	EEPROM Control Register2 (not a physical register)							_	-	
8Dh	PIE2	_	(1)	—	EEIE	BCLIE	—	—	CCP2IE	-r-0 00	-r-0 00
0Dh	PIR2	—	(1)	_	EEIF	BCLIF	_	_	CCP2IF	-r-0 00	-r-0 00

Legend: x = unknown, u = unchanged, r = reserved, - = unimplemented, read as '0'. Shaded cells are not used during FLASH/EEPROM access.

Note 1: These bits are reserved; always maintain these bits clear.

6.0 TIMER1 MODULE

The Timer1 module is a 16-bit timer/counter consisting of two 8-bit registers (TMR1H and TMR1L), which are readable and writable. The TMR1 Register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 Interrupt, if enabled, is generated on overflow, which is latched in interrupt flag bit TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing TMR1 interrupt enable bit TMR1IE (PIE1<0>).

Timer1 can operate in one of two modes:

- As a timer
- As a counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

In Timer mode, Timer1 increments every instruction cycle. In Counter mode, it increments on every rising edge of the external clock input.

Timer1 can be enabled/disabled by setting/clearing control bit TMR1ON (T1CON<0>).

Timer1 also has an internal "RESET input". This RESET can be generated by either of the two CCP modules (Section 8.0). Register 6-1 shows the Timer1 control register.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI/CCP2 and RC0/T1OSO/T1CKI pins become inputs. That is, the TRISC<1:0> value is ignored, and these pins read as '0'.

Additional information on timer modules is available in the PIC[®] MCU Mid-Range Family Reference Manual (DS33023).

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N				
bit 7							bit 0				
Unimplem	ented: Rea	id as '0'									
T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits											
11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:3 Prescale value											
										00 = 1:1 Prescale value	
T1OSCEN	: Timer1 Os	cillator Enal	ole Control b	bit							
1 = Oscillat	tor is enable	ed									
0 = Oscillat	tor is shut-c	off (the oscill	ator inverter	is turned off to	eliminate p	ower drain)				
T1SYNC: Timer1 External Clock Input Synchronization Control bit											
When TMR1CS = 1:											
1 = Do not	synchroniz	e external cl	lock input								
0 = Synchronize external clock input											
<u>When IMR1CS = 0</u> : This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0.											
TMR1CS : Timer1 Clock Source Select bit											
1 = External clock from pin RC0/T1OSO/T1CKI (on the rising edge)											
0 = Interna		SC/4)									
TMR1ON:	Timer1 On	bit									
1 = Enables Timer1											
0 = Stops	Imeri										
Legend:											
R = Reada	ble bit	W = V	Vritable bit	U = Unimple	emented bi	it. read as '	0'				
- n = Value	at POR	'1' = E	Bit is set	'0' = Bit is c	leared	x = Bit is ur	nknown				
	U-0 bit 7 Unimplem T1CKPS1: 11 = 1:8 P 10 = 1:4 P 01 = 1:2 P 00 = 1:1 P T1OSCEN 1 = Oscilla 0 = Oscilla 0 = Oscilla T1SYNC: - When TMF 1 = Do not 0 = Synchr When TMF 1 = Do not 0 = Synchr When TMF 1 = Externa 0 = Interna TMR1CS: - 1 = Externa 0 = Interna TMR1ON: 1 = Enable 0 = Stops - Legend: R = Reada - n = Value	U-0 U-0 U-0 U-0 bit 7 Unimplemented: Rea T1CKPS1:T1CKPS0: 11 = 1:8 Prescale valu 10 = 1:4 Prescale valu 01 = 1:2 Prescale valu 00 = 1:1 Prescale valu T1OSCEN: Timer1 Os 1 = Oscillator is enable 0 = Oscillator is enable 0 = Oscillator is shut-o T1SYNC: Timer1 Cos 1 = Do not synchronize 0 = Synchronize exter When TMR1CS = 0: This bit is ignored. Tim TMR1CS: Timer1 Cloc 1 = External clock from 0 = Internal clock from 0 = Internal clock from 1 = Enables Timer1 0 = Stops Timer1 Legend: R = Readable bit - n = Value at POR	U-0 U-0 R/W-0 — — T1CKPS1 bit 7 Unimplemented: Read as '0' T1CKPS1:T1CKPS0: Timer1 Input 11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value T1OSCEN: Timer1 Oscillator Enal 1 = Oscillator is enabled 0 = Oscillator is shut-off (the oscill T1SYNC: Timer1 External Clock In When TMR1CS = 1: 1 = Do not synchronize external clock in When TMR1CS = 0: This bit is ignored. Timer1 uses th TMR1CS: Timer1 Clock Source Si 1 = External clock from pin RC0/T 0 = Internal clock (FOSC/4) TMR1ON: Timer1 On bit 1 = Enables Timer1 0 = Stops Timer1 Legend: R = Readable bit W = W - n = Value at POR '1' = E	U-0 U-0 R/W-0 R/W-0 — — T1CKPS1 T1CKPS0 bit 7 Unimplemented: Read as '0' T1CKPS1:T1CKPS0: Timer1 Input Clock Press 11 = 1:8 Prescale value 10 = 1:4 Prescale value 10 = 1:2 Prescale value 00 = 1:1 Prescale value 01 = 1:2 Prescale value 11 = 0 scillator is enabled 0 = Oscillator is enabled 0 = Oscillator is shut-off (the oscillator inverter T1SYNC: Timer1 External Clock Input Synchrom When TMR1CS = 1: 1 = Do not synchronize external clock input 0 = Synchronize external clock input 0 = Synchronize external clock input 0 = Synchronize external clock input When TMR1CS = 0: This bit is ignored. Timer1 uses the internal clock TMR1CS: Timer1 Clock Source Select bit 1 = External clock (Fosc/4) TMR1ON: Timer1 On bit 1 = Enables Timer1 0 = Stops Timer1 0 = Stops Timer1 0 = Stops Timer1 0 = Stops Timer1	U-0 U-0 R/W-0 R/W-0 R/W-0 — — T1CKPS1 T1CKPS0 T1OSCEN bit 7 Unimplemented: Read as '0' T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits 11 = 1:8 Prescale value 10 = 1:4 Prescale value 10 = 1:2 Prescale value 00 = 1:1 Prescale value 00 = 1:1 Prescale value 11 = 0 scillator is enabled 0 = 0 = 0 scillator is enabled 0 = 0 scillator is shut-off (the oscillator inverter is turned off to T1SYNC: Timer1 External Clock Input Synchronization Control When TMR1CS = 1: 1 = Do not synchronize external clock input 0 = Synchronize external clock input 1 = External clock from pin RC0/T1OSO/T1CKI (on the rising 0 = Internal clock (FOSC/4) TMR1ON: Timer1 On bit 1 = Enables Timer1 0 = Stops Timer1 Uegend: R = Readable bit W = Writable bit U = Unimple - n =	U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 — — T1CKPS1 T1CKPS0 T1OSCEN T1SYNC bit 7 Unimplemented: Read as '0' T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits 11 = 1:8 Prescale value 0 1:4 Prescale value 0 00 = 1:4 Prescale value 0 1:1 Prescale value 0 00 = 1:1 Prescale value 0 1:1 Prescale value 0 01 = 1:2 Prescale value 0 0 0 1:1 Prescale value 0 = 1:1 Prescale value 0 = 0:Scillator is enabled 0 = 0:Scillator is shut-off (the oscillator inverter is turned off to eliminate provement is superior or is shut-off (the oscillator inverter is turned off to eliminate provement is is is provement. TISYNC: Timer1 External clock Input Synchronization Control bit When TMR1CS = 1: 1 = Do not synchronize external clock input 0 = Synchronize external clock input 0 = Synchronize external clock input 0 = Internal clock from pin RC0/T10S0/T1CKI (on the rising edge) 0 = Internal clock (Fosc/4)	U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 - - T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS bit 7 Unimplemented: Read as '0' T1CKPS0: Timer1 Input Clock Prescale Select bits 11 = 1:8 Prescale value 0 1:4 Prescale value 1 1:2 Prescale value 00 = 1:4 Prescale value 0 = 1:2 Prescale value 0 1:1 Prescale value 00 = 1:1 Prescale value 0 = 0scillator is enabled 0 oscillator is enabled 0 = Oscillator is shut-off (the oscillator inverter is turned off to eliminate power drain TTSYNC: Timer1 External Clock Input Synchronization Control bit When TMR1CS = 1: 1 = Do not synchronize external clock input 0 = Synchronize external clock input 0 = Synchronize external clock input When TMR1CS = 0: This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0. TMR1OS: Timer1 On bit = External clock from pin RC0/T1OSO/T1CKI (on the rising edge) 0 0 = Internal clock (FOSC/4) TMR1ON: Timer1 On bit = Enables Timer1 0 = Stops Timer1 0 Stops Timer1 U = Unimplemented bit, read as 'u' - n = Value				

REGISTER 6-1: T1CON: TIMER1 CONTROL REGISTER (ADDRESS 10h)

6.4 Timer1 Operation in Asynchronous Counter Mode

If control bit $\overline{T1SYNC}$ (T1CON<2>) is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during SLEEP and can generate an interrupt-on-overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (Section 6.4.1).

In Asynchronous Counter mode, Timer1 cannot be used as a time-base for capture or compare operations.

6.4.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock, will guarantee a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the timer register.

Reading the 16-bit value requires some care. Examples 12-2 and 12-3 in the PIC[®] MCU Mid-Range Family Reference Manual (DS33023) show how to read and write Timer1 when it is running in Asynchronous mode.

6.5 Timer1 Oscillator

A crystal oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). The oscillator is a low power oscillator, rated up to 200 kHz. It will continue to run during SLEEP. It is primarily intended for use with a 32 kHz crystal. Table 6-1 shows the capacitor selection for the Timer1 oscillator.

The Timer1 oscillator is identical to the LP oscillator. The user must provide a software time delay to ensure proper oscillator start-up.

TABLE 6-1:CAPACITOR SELECTION FOR
THE TIMER1 OSCILLATOR

Osc Type	Freq.	C1	C2						
LP	32 kHz	33 pF	33 pF						
	100 kHz	15 pF	15 pF						
	200 kHz	15 pF	15 pF						
These values are for design guidance only.									
Crystals Tested:									
32.768 kHz Epson C-001R32.768K-A ± 20 PP									
100 kHz	Epson C-2	100.00 KC-P ± 20 PPM							
200 kHz	STD XTL:	200.000 kHz ± 20 PPM							
 Note 1: Higher capacitance increases the stability of oscillator, but also increases the start-up time. 2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appromised backgroup of particular starts and the start of the start of									

6.6 Resetting Timer1 using a CCP Trigger Output

If the CCP1 or CCP2 module is configured in Compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer1.

Note:	The special event triggers from the CCP1
	and CCP2 modules will not set interrupt
	flag bit TMR1IF (PIR1<0>).

Timer1 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer1 is running in Asynchronous Counter mode, this RESET operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1 or CCP2, the write will take precedence.

In this mode of operation, the CCPRxH:CCPRxL register pair effectively becomes the period register for Timer1.

7.0 TIMER2 MODULE

Timer2 is an 8-bit timer with a prescaler and a postscaler. It can be used as the PWM time-base for the PWM mode of the CCP module(s). The TMR2 register is readable and writable, and is cleared on any device RESET.

The input clock (Fosc/4) has a prescale option of 1:1, 1:4, or 1:16, selected by control bits T2CKPS1:T2CKPS0 (T2CON<1:0>).

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon RESET.

The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF, (PIR1<1>)).

Timer2 can be shut-off by clearing control bit TMR2ON (T2CON<2>), to minimize power consumption.

Register 7-1 shows the Timer2 control register.

Additional information on timer modules is available in the PIC[®] MCU Mid-Range Family Reference Manual (DS33023).

FIGURE 7-1: TIMER2 BLOCK DIAGRAM



REGISTER 7-1: T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)

	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0				
	bit 7							bit 0				
bit 7	Unimplem	nented: Rea	d as '0'									
bit 6-3	TOUTPS3:TOUTPS0: Timer2 Output Postscale Select bits											
	0000 = 1:	1 Postscale										
	0001 = 1:2	2 Postscale										
	0010 = 1:3	3 Postscale										
	•											
	•											
	1111 = 1 :′	16 Postscale	;									
bit 2	TMR2ON:	. Timer2 On I	bit									
	1 = Timer2	2 is on										
	0 = Timer2	2 is off										
bit 1-0	T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits											
	00 = Prescaler is 1											
	01 = Pres	caler is 4										
	1x = Presc	caler is 16										
	Legend:											
	R = Reada	able bit	W = W	Vritable bit	U = Unirr	nplemented	bit, read as	'0'				
	- n = Value	e at POR	'1' = B	Bit is set	'0' = Bit i	s cleared	x = Bit is u	Inknown				



FIGURE 9-7: I²C WAVEFORMS FOR TRANSMISSION (7-BIT ADDRESS)

9.2.2 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I^2C bus is such that the first byte after the START condition usually determines which device will be the slave addressed by the master. The exception is the general call address, which can address all devices. When this address is used, all devices should, in theory, respond with an acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the I²C protocol. It consists of all 0's with R/W = 0.

The general call address is recognized when the General Call Enable bit (GCEN) is enabled (SSPCON2<7> is set). Following a START bit detect, 8 bits are shifted into SSPSR and the address is compared against SSPADD. It is also compared to the general call address and fixed in hardware.

If the general call address matches, the SSPSR is transferred to the SSPBUF, the BF flag is set (eighth bit), and on the falling edge of the ninth bit (ACK bit), the SSPIF flag is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPBUF to determine if the address was device specific, or a general call address.

In 10-bit mode, the SSPADD is required to be updated for the second half of the address to match, and the UA bit is set (SSPSTAT<1>). If the general call address is sampled when GCEN is set, while the slave is configured in 10-bit address mode, then the second half of the address is not necessary, the UA bit will not be set, and the slave will begin receiving data after the Acknowledge (Figure 9-8).



FIGURE 9-8: SLAVE MODE GENERAL CALL ADDRESS SEQUENCE (7 OR 10-BIT MODE)

9.2.11 I²C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address, or either half of a 10-bit address, is accomplished by simply writing a value to SSPBUF register. This action will set the Buffer Full flag (BF) and allow the baud rate generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted (see data hold time spec). SCL is held low for one baud rate generator rollover count (TBRG). Data should be valid before SCL is released high (see data setup time spec). When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA allowing the slave device being addressed to respond with an ACK bit during the ninth bit time, if an address match occurs or if data was received properly. The status of ACK is read into the ACKDT on the falling edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit (ACKSTAT) is cleared. If not, the bit is set. After the ninth clock, the SSPIF is set and the master clock (baud rate generator) is suspended until the next data byte is loaded into the SSPBUF, leaving SCL low and SDA unchanged (Figure 9-14).

After the write to the SSPBUF, each bit of address will be shifted out on the falling edge of SCL, until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will de-assert the SDA pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPIF is set, the BF flag is cleared, and the baud rate generator is turned off until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

9.2.11.1 BF Status Flag

In Transmit mode, the BF bit (SSPSTAT<0>) is set when the CPU writes to SSPBUF and is cleared when all 8 bits are shifted out.

9.2.11.2 WCOL Status Flag

If the user writes the SSPBUF when a transmit is already in progress (i.e., SSPSR is still shifting out a data byte), then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

WCOL must be cleared in software.

9.2.11.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit (SSPCON2<6>) is cleared when the slave has sent an Acknowledge $(\overline{ACK} = 0)$, and is set when the slave does not Acknowledge ($\overline{ACK} = 1$). A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.









10.2.2 USART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 10-4. The data is received on the RC7/RX/DT pin and drives the data recovery block. The data recovery block is actually a high speed shifter, operating at x16 times the baud rate; whereas, the main receive serial shifter operates at the bit rate or at Fosc.

Once Asynchronous mode is selected, reception is enabled by setting bit CREN (RCSTA<4>).

The heart of the receiver is the receive (serial) shift register (RSR). After sampling the STOP bit, the received data in the RSR is transferred to the RCREG register (if it is empty). If the transfer is complete, flag bit RCIF (PIR1<5>) is set. The actual interrupt can be enabled/ disabled by setting/clearing enable bit RCIE (PIE1<5>). Flag bit RCIF is a read only bit, which is cleared by the hardware. It is cleared when the RCREG register has been read and is empty. The RCREG is a double buffered register (i.e., it is a two deep FIFO). It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting to the RSR register. On the detection of the STOP bit of the third byte, if the RCREG register is still full, the overrun error bit OERR (RCSTA<1>) will be set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Overrun bit OERR has to be cleared in software. This is done by resetting the receive logic (CREN is cleared and then set). If bit OERR is set, transfers from the RSR register to the RCREG register are inhibited, and no further data will be received. It is therefore, essential to clear error bit OERR if it is set. Framing error bit FERR (RCSTA<2>) is set if a STOP bit is detected as clear. Bit FERR and the 9th receive bit are buffered the same way as the receive data. Reading the RCREG will load bits RX9D and FERR with new values, therefore, it is essential for the user to read the RCSTA register before reading the RCREG register in order not to lose the old FERR and RX9D information.





PIC16F87X

15.1 DC Characteristics: PIC16F873/874/876/877-04 (Commercial, Industrial) PIC16F873/874/876/877-20 (Commercial, Industrial) PIC16LF873/874/876/877-04 (Commercial, Industrial) (Continued)

PIC16LF873/874/876/877-04 (Commercial, Industrial)				$\begin{array}{llllllllllllllllllllllllllllllllllll$				
PIC16F873/874/876/877-04 PIC16F873/874/876/877-20 (Commercial, Industrial)				$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic/ Device	Min	Тур†	Мах	Units	Conditions	
	IPD Power-down Current ^(3,5)							
D020		16LF87X	_	7.5	30	μΑ	VDD = 3.0V, WDT enabled, -40°C to +85°C	
D020		16F87X		10.5	42	μΑ	VDD = 4.0V, WDT enabled, -40°C to +85°C	
D021		16LF87X		0.9	5	μΑ	VDD = 3.0V, WDT enabled, 0°C to +70°C	
D021		16F87X	_	1.5	16	μΑ	VDD = 4.0V, WDT enabled, -40°C to +85°C	
D021A		16LF87X		0.9	5	μΑ	VDD = 3.0V, WDT enabled, -40°C to +85°C	
D021A		16F87X		1.5	19	μA	VDD = 4.0V, WDT enabled, -40°C to +85°C	
D023	Δlbor	Brown-out Reset Current ⁽⁶⁾	_	85	200	μΑ	BOR enabled, VDD = 5.0V	

Legend: Rows with standard voltage device data only are shaded for improved readability.

† Data in "Typ" column is at 5V, 25°C, unless otherwise stated. These parameters are for design guidance only, and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading, switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD;
- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
- 4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.
- **5:** Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
- 6: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
- 7: When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.



FIGURE 16-9: AVERAGE FOSC vs. VDD FOR VARIOUS VALUES OF R







FIGURE 16-13: TYPICAL AND MAXIMUM AlwDT vs. VDD OVER TEMPERATURE





© 1998-2013 Microchip Technology Inc.

PIC16F87X

PORTE
Analog Port Pins9. 36. 38
Associated Registers
Block Diagram
Input Buffer Full Status (IBF Bit)
Input Buffer Overflow (IBOV Bit) 37
Output Buffer Full Status (OBF Bit)
PORTE Register 15.36
PSP Mode Select (PSPMODE Bit) 35, 36, 37, 38
BE0/RD/AN5 Pin 9.36.38
RE1/WR/AN6 Pin 9.36.38
$RE2/CS/AN7Pin \qquad 9.36.38$
TRISE Register 36
Postscaler, WDT
Assignment (PSA Bit)
Rate Select (PS2:PS0 Bits)19
Power-down Mode. See SLEEP
Power-on Reset (POR)
Oscillator Start-up Timer (OST) 119, 124
POR Status (POR Bit)
Power Control (PCON) Register
Power-down (PD Bit)
Power-up Timer (PWRT)
Time-out (TO Bit)
Time-out Sequence on Power-up 127, 128
PR2 Register
Prescaler, Timer0
Assignment (PSA Bit)19
Rate Select (PS2:PS0 Bits)
PRO MATE II Universal Device Programmer
Program Counter
RESET Conditions
Program Memory11
Interrupt Vector
Paging
Program Memory Map
RESET Vector
Program Verification
Programming Pin (VPP) 7.8
Programming, Device Instructions
PSP. See Parallel Slave Port
Pulse Width Modulation. SeeCapture/Compare/PWM
PWM Mode.
PUSH

R

R/W	
R/W bit	74
R/W bit	74
RAM. See Data Memory	
RCREG	
RCSTA Register	17, 96
ADDEN Bit	
CREN Bit	
FERR Bit	
OERR Bit	
RX9 Bit	
RX9D Bit	
SPEN Bit	
SREN Bit	
Read/Write bit, R/W	
Reader Response	
Receive Enable bit	68
Receive Overflow Indicator bit, SSPOV	67
Register File	
Register File Map	13, 14

Registers		
ADCON0 (A/D Control 0) 111		
ADCON1 (A/D Control 1) 112		
CCP1CON (CCP Control 1) 58		
EECON2		
FSR		
INTCON		
OPTION REG		
PCON (Power Control)		
PIE1 (Peripheral Interrupt Enable 1)		
PIE2 (Peripheral Interrupt Enable 2) 23		
PIR1 (Peripheral Interrupt Request 1)		
PIR2 (Peripheral Interrupt Request 2) 24		
RCSTA (Receive Status and Control) 96		
Special Function Summary 15		
SSPCON2 (Sync Serial Port Control 2) 68		
STATUS		
T1CON (Timer1 Control) 51		
T2CON (Timer 2 Control)		
Timer2		
T2CON Register 55		
TRISE 37		
TXSTA (Transmit Status and Control) 95		
Repeated START Condition Enable bit 68		
RESET 119 123		
Block Diagram 123		
MCLR Reset See MCLR		
RESET		
Brown-out Reset (BOR) See Brown-out Reset (BOR)		
Power-on Reset (POR) See Power-on Reset (POR)		
RESET Conditions for PCON Register		
RESET Conditions for Program Counter 125		
RESET Conditions for STATUS Register 125		
WDT Reset. See Watchdog Timer (WDT)		
Revision History		
5		

S (START bit)	
Sales and Support SCI. See USART	209
SCK	69
SCL	74
SDA	74
SDI	69
SDO	69
Serial Clock, SCK	69
Serial Clock, SCL	74
Serial Communication Interface. See USART	
Serial Data Address, SDA	74
Serial Data In, SDI	69
Serial Data Out, SDO	69
Slave Select, SS	69
SLEEP	. 119, 123, 132
SMP	66
Software Simulator (MPLAB SIM)	144
SPBRG Register	16
Special Features of the CPU	119
Special Function Registers	15
Special Function Registers (SFRs)	15
Data EEPROM and FLASH Program Men	nory 41
Speed, Operating	1

 \odot 1998-2013 Microchip Technology Inc.

W

Wake-up from SLEEP 119, 132
Interrupts 125, 126
MCLR Reset126
Timing Diagram133
WDT Reset 126
Watchdog Timer (WDT) 119, 131
Block Diagram131
Enable (WDTE Bit)131
Postscaler. See Postscaler, WDT
Programming Considerations131
RC Oscillator131
Time-out Period131
WDT Reset, Normal Operation 123, 125, 126
WDT Reset, SLEEP 123, 125, 126
Waveform for General Call Address Sequence
WCOL
WCOL Status Flag80
Write Collision Detect bit, WCOL67
Write Verify
Data EEPROM and FLASH Program Memory45
WWW, On-Line Support4

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
 Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- Listing of seminars and events

Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney Tel: 61-2-9868-6733

Fax: 61-2-9868-6755 China - Beijing

Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2943-5100

Fax: 852-2401-3431 China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470 **China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828

Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

11/29/12