



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	22
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	368 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 5x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f876-20i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


NOTES:

2.0 MEMORY ORGANIZATION

There are three memory blocks in each of the PIC16F87X MCUs. The Program Memory and Data Memory have separate buses so that concurrent access can occur and is detailed in this section. The EEPROM data memory block is detailed in Section 4.0.

Additional information on device memory may be found in the PIC[®] MCU Mid-Range Reference Manual, (DS33023).

FIGURE 2-1: PIC16F877/876 PROGRAM MEMORY MAP AND STACK



2.1 **Program Memory Organization**

The PIC16F87X devices have a 13-bit program counter capable of addressing an $8K \times 14$ program memory space. The PIC16F877/876 devices have $8K \times 14$ words of FLASH program memory, and the PIC16F873/874 devices have $4K \times 14$. Accessing a location above the physically implemented address will cause a wraparound.

The RESET vector is at 0000h and the interrupt vector is at 0004h.

FIGURE 2-2: PIC16F874/873 PROGRAM MEMORY MAP AND




FIGURE 2-4: PIC16F874/873 REGISTER FILE MAP

,	File Address	A	File ddress	/	File Address		File Addres		
Indirect addr. ^(*)	00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr.(*)	180h		
TMR0	01h	OPTION_REG	81h	TMR0	101h	OPTION_REG	181h		
PCL	02h	PCL	82h	PCL	102h	PCL	182h		
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h		
FSR	04h	FSR	84h	FSR	104h	FSR	184h		
PORTA	05h	TRISA	85h		105h		185h		
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186h		
PORTC	07h	TRISC	87h		107h		187h		
PORTD ⁽¹⁾	08h	TRISD ⁽¹⁾	88h		108h		188h		
PORTE ⁽¹⁾	09h	TRISE ⁽¹⁾	89h		109h		189h		
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah		
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh		
PIR1	0Ch	PIE1	8Ch	EEDATA	10Ch	EECON1	18Cł		
PIR2	0Dh	PIE2	8Dh	EEADR	10Dh	EECON2	18Dł		
TMR1L	0Eh	PCON	8Eh	EEDATH	10Eh	Reserved ⁽²⁾	18Eh		
TMR1H	0Fh		8Fh	EEADRH	10Fh	Reserved ⁽²⁾	18Fh		
T1CON	10h		90h		110h		190h		
TMR2	11h	SSPCON2	91h						
T2CON	12h	PR2	92h						
SSPBUF	13h	SSPADD	93h						
SSPCON	14h	SSPSTAT	94h						
CCPR1L	15h		95h						
CCPR1H	16h		96h						
CCP1CON	17h		97h						
RCSTA	18h	TXSTA	98h						
TXREG	19h	SPBRG	99h						
RCREG	1Ah		9Ah						
CCPR2L	1Bh		9Bh						
CCPR2H	1Ch		9Ch						
CCP2CON	1Dh		9Dh						
ADRESH	1Eh	ADRESL	9Eh						
ADCON0	1Fh	ADCON1	9Fh		1206		1A0h		
	20h		A0h		120h				
General Purpose Register		General Purpose Register		accesses 20h-7Fh		accesses A0h - FFh			
96 Bytes		96 Bytes		2011 11 11	16Fh 170h		1EFt 1F0h		
	754				1756		4		
Bank 0	J 7Fh	Bank 1	FFh	Bank 2	17Fh	Bank 3	1FFł		
 Dank 0 Dank 1 Dank 2 Dank 3 Dank 3 Dank 4 Dank 4 Dank 5 Dank 5									

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Details on page:
Bank 1											
80h ⁽³⁾	INDF	Addressing	g this locatio	n uses conte	ents of FSR to	address dat	a memory (no	a physical r	egister)	0000 0000	27
81h	OPTION_REG	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	19
82h ⁽³⁾	PCL	Program C	Counter (PC)	Least Signif	icant Byte					0000 0000	26
83h ⁽³⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	18
84h ⁽³⁾	FSR	Indirect Da	ata Memory A	Address Poir	nter					xxxx xxxx	27
85h	TRISA	_		PORTA Da	ta Direction R	egister				11 1111	29
86h	TRISB	PORTB Da	ata Direction	Register						1111 1111	31
87h	TRISC	PORTC D	ata Direction	Register						1111 1111	33
88h ⁽⁴⁾	TRISD	PORTD D	ata Direction	Register						1111 1111	35
89h ⁽⁴⁾	TRISE	IBF	OBF	IBOV	PSPMODE		PORTE Data	Direction Bi	its	0000 -111	37
8Ah ^(1,3)	PCLATH	_	Write Buffer for the upper 5 bits of the Program Counter					0 0000	26		
8Bh ⁽³⁾	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	20
8Ch	PIE1	PSPIE ⁽²⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	21
8Dh	PIE2	_	(5)		EEIE	BCLIE	_		CCP2IE	-r-0 00	23
8Eh	PCON	_	_		-		_	POR	BOR	dd	25
8Fh	—	Unimplem	ented							_	—
90h	—	Unimplem	ented							_	_
91h	SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	68
92h	PR2	Timer2 Pe	riod Register	r						1111 1111	55
93h	SSPADD	Synchrono	ous Serial Po	ort (I ² C mode) Address Re	gister				0000 0000	73, 74
94h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	66
95h	_	Unimplem	ented							_	_
96h	—	Unimplem	ented							_	_
97h	—	Unimplem	ented							_	_
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	95
99h	SPBRG	Baud Rate	e Generator F	Register						0000 0000	97
9Ah	—	Unimplem	Unimplemented							_	_
9Bh	—	Unimplem	ented							_	_
9Ch	—	Unimplem	ented							_	_
9Dh	—	Unimplem	ented							_	_
9Eh	ADRESL	A/D Result	t Register Lo	w Byte						xxxx xxxx	116
9Fh	ADCON1	ADFM	_	_	—	PCFG3	PCFG2	PCFG1	PCFG0	0 0000	112

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.
Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.
2: Bits PSPIE and PSPIF are reserved on PIC16F873/876 devices; always maintain these bits clear.
3: These registers can be addressed from any bank.
4: PORTD, PORTE, TRISD, and TRISE are not physically implemented on PIC16F873/876 devices; read as '0'.
5: PIR2<6> and PIE2<6> are reserved on these devices; always maintain these bits clear.

Write operations have two control bits, WR and WREN, and two status bits, WRERR and EEIF. The WREN bit is used to enable or disable the write operation. When WREN is clear, the write operation will be disabled. Therefore, the WREN bit must be set before executing a write operation. The WR bit is used to initiate the write operation. It also is automatically cleared at the end of the write operation. The interrupt flag EEIF is used to determine when the memory write completes. This flag must be cleared in software before setting the WR bit. For EEPROM data memory, once the WREN bit and the WR bit have been set, the desired memory address in EEADR will be erased, followed by a write of the data in EEDATA. This operation takes place in parallel with the microcontroller continuing to execute normally. When the write is complete, the EEIF flag bit will be set. For program memory, once the WREN bit and the WR bit have been set, the microcontroller will cease to execute instructions. The desired memory location pointed to by EEADRH:EEADR will be erased. Then, the data value in EEDATH:EEDATA will be programmed. When complete, the EEIF flag bit will be set and the microcontroller will continue to execute code.

The WRERR bit is used to indicate when the PIC16F87X device has been reset during a write operation. WRERR should be cleared after Power-on Reset. Thereafter, it should be checked on any other RESET. The WRERR bit is set when a write operation is interrupted by a MCLR Reset, or a WDT Time-out Reset, during normal operation. In these situations, following a RESET, the user should check the WRERR bit and rewrite the memory location, if set. The contents of the data registers, address registers and EEPGD bit are not affected by either MCLR Reset, or WDT Timeout Reset, during normal operation.

	R/W-x	U-0	U-0	U-0	R/W-x	R/W-0	R/S-0	R/S-0			
	EEPGD	—		_	WRERR	WREN	WR	RD			
	bit 7							bit 0			
bit 7	EEPGD: PI	rogram/Data	a EEPROM	Select bit							
		es program									
		es data me		a read or w	rite operation is	in progres	s)				
bit 6-4		ented: Rea				in progree	,				
bit 3	•	EPROM Er									
			0	ly terminate	d						
	(any M	CLR Reset	or any WDT	Reset duri	ng normal opera	ation)					
	0 = The wr	ite operatior	n completed								
bit 2	WREN: EE	PROM Writ	e Enable bi	t							
		1 = Allows write cycles 0 = Inhibits write to the EEPROM									
			EEPROM								
bit 1		WR: Write Control bit									
		1 = Initiates a write cycle. (The bit is cleared by hardware once write is complete. The WR bit									
		can only be set (not cleared) in software.) 0 = Write cycle to the EEPROM is complete									
bit 0	RD: Read (•		·							
	1 = Initiates	s an EEPRO	OM read. (R	D is cleared	l in hardware. T	he RD bit	can only be	set (not			
) in software	,								
	0 = Does n	ot initiate ar	n EEPROM	read							
	r										
	Legend:										
	R = Reada	ble bit	W = V	Vritable bit	U = Unimple	emented b	it, read as '	0'			
	- n = Value	at POR	'1' = E	Bit is set	'0' = Bit is c	leared	x = Bit is ur	nknown			

REGISTER 4-1: EECON1 REGISTER (ADDRESS 18Ch)


8.2 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the RC2/CCP1 pin is:

- Driven high
- Driven low
- Remains unchanged

The action on the pin is based on the value of control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). At the same time, interrupt flag bit CCP1IF is set.

FIGURE 8-2: COMPARE MODE OPERATION BLOCK DIAGRAM



8.2.1 CCP PIN CONFIGURATION

The user must configure the RC2/CCP1 pin as an output by clearing the TRISC<2> bit.

Note: Clearing the CCP1CON register will force the RC2/CCP1 compare output latch to the default low level. This is not the PORTC I/O data latch.

8.2.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode, or Synchronized Counter mode, if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

8.2.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt mode is chosen, the CCP1 pin is not affected. The CCPIF bit is set, causing a CCP interrupt (if enabled).

8.2.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated, which may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

The special event trigger output of CCP2 resets the TMR1 register pair and starts an A/D conversion (if the A/D module is enabled).

Note: The special event trigger from the CCP1and CCP2 modules will not set interrupt flag bit TMR1IF (PIR1<0>).

9.1.2 SLAVE MODE

In Slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched, the interrupt flag bit SSPIF (PIR1<3>) is set.


While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications. While in SLEEP mode, the slave can transmit/receive data. When a byte is received, the device will wake-up from SLEEP.

- Note 1: When the <u>SPI</u> module is in Slave mode with <u>SS</u> pin control enabled (SSPCON<3:0> = 0100), the SPI module will reset if the <u>SS</u> pin is set to VDD.
 - 2: If the SPI is used in Slave mode with CKE = '1', then SS pin control must be enabled.

SCK (CKP = 0) SCK (CKP = 1) SD0 SD0 SD1 (SMP = 0) B17 SD1 SD1

FIGURE 9-3: SPI MODE TIMING (SLAVE MODE WITH CKE = 0)





9.2.5 MASTER MODE


Master mode of operation is supported by interrupt generation on the detection of the START and STOP conditions. The STOP (P) and START (S) bits are cleared from a RESET, or when the MSSP module is disabled. Control of the I^2C bus may be taken when the P bit is set, or the bus is idle, with both the S and P bits clear.

In Master mode, the SCL and SDA lines are manipulated by the MSSP hardware.

The following events will cause the SSP Interrupt Flag bit, SSPIF, to be set (an SSP interrupt will occur if enabled):

- START condition
- STOP condition
- · Data transfer byte transmitted/received
- Acknowledge transmit
- Repeated START

FIGURE 9-9: SSP BLOCK DIAGRAM (I²C MASTER MODE)



9.2.6 MULTI-MASTER MODE


In Multi-Master mode, the interrupt generation on the detection of the START and STOP conditions allows the determination of when the bus is free. The STOP (P) and START (S) bits are cleared from a RESET or when the MSSP module is disabled. Control of the I^2C bus may be taken when bit P (SSPSTAT<4>) is set, or the bus is idle with both the S and P bits clear. When the bus is busy, enabling the SSP Interrupt will generate the interrupt when the STOP condition occurs.

In Multi-Master operation, the SDA line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed in hardware, with the result placed in the BCLIF bit.


The states where arbitration can be lost are:

- Address Transfer
- Data Transfer
- A START Condition
- A Repeated START Condition
- An Acknowledge Condition









10.2 USART Asynchronous Mode

In this mode, the USART uses standard non-return-tozero (NRZ) format (one START bit, eight or nine data bits, and one STOP bit). The most common data format is 8-bits. An on-chip, dedicated, 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART transmits and receives the LSb first. The transmitter and receiver are functionally independent, but use the same data format and baud rate. The baud rate generator produces a clock, either x16 or x64 of the bit shift rate, depending on bit BRGH (TXSTA<2>). Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

Asynchronous mode is selected by clearing bit SYNC (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- · Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver

10.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 10-1. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the STOP bit has been transmitted from the previous load. As soon as the STOP bit is transmitted, the TSR is loaded with new data from the TXREG register (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCY), the TXREG register is empty and flag bit TXIF (PIR1<4>) is set. This interrupt can be

enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set, regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. Status bit TRMT is a read only bit, which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.

- **Note 1:** The TSR register is not mapped in data memory, so it is not available to the user.
 - 2: Flag bit TXIF is set when enable bit TXEN is set. TXIF is cleared by loading TXREG.

Transmission is enabled by setting enable bit TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data and the baud rate generator (BRG) has produced a shift clock (Figure 10-2). The transmission can also be started by first loading the TXREG register and then setting enable bit TXEN. Normally, when transmission is first started, the TSR register is empty. At that point, transfer to the TXREG register will result in an immediate transfer to TSR, resulting in an empty TXREG. A back-to-back transfer is thus possible (Figure 10-3). Clearing enable bit TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. As a result, the RC6/TX/CK pin will revert to hi-impedance.

In order to select 9-bit transmission, transmit bit TX9 (TXSTA<6>) should be set and the ninth bit should be written to TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG register can result in an immediate transfer of the data to the TSR register (if the TSR is empty). In such a case, an incorrect ninth data bit may be loaded in the TSR register.




FIGURE 10-1: USART TRANSMIT BLOCK DIAGRAM

12.13 Power-down Mode (SLEEP)

Power-down mode is entered by executing a $\ensuremath{\mathtt{SLEEP}}$ instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the PD bit (STATUS<3>) is cleared, the TO (STATUS<4>) bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD or VSS, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D and disable external clocks. Pull all I/O pins that are hi-impedance inputs, high or low externally, to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSS for lowest current consumption. The contribution from on-chip pull-ups on PORTB should also be considered.

The MCLR pin must be at a logic high level (VIHMC).

12.13.1 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

- 1. External RESET input on MCLR pin.
- 2. Watchdog Timer Wake-up (if WDT was enabled).
- 3. Interrupt from INT pin, RB port change or peripheral interrupt.

External MCLR Reset will cause a device RESET. All other events are considered a continuation of program execution and cause a "wake-up". The TO and PD bits in the STATUS register can be used to determine the cause of device RESET. The PD bit, which is set on power-up, is cleared when SLEEP is invoked. The TO bit is cleared if a WDT time-out occurred and caused wake-up.

The following peripheral interrupts can wake the device from SLEEP:

- 1. PSP read or write (PIC16F874/877 only).
- 2. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 3. CCP Capture mode interrupt.
- 4. Special event trigger (Timer1 in Asynchronous mode using an external clock).
- 5. SSP (START/STOP) bit detect interrupt.
- SSP transmit or receive in Slave mode (SPI/I²C).
- 7. USART RX or TX (Synchronous Slave mode).
- 8. A/D conversion (when A/D clock source is RC).
- 9. EEPROM write operation completion

Other peripherals cannot generate interrupts since during SLEEP, no on-chip clocks are present. When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

12.13.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bits will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake-up from SLEEP. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

MOVF	Move f
Syntax:	[label] MOVF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	(f) \rightarrow (destination)
Status Affected:	Z
Description:	The contents of register f are moved to a destination dependant upon the status of d. If $d = 0$, destination is W register. If $d = 1$, the destination is file register f itself. d = 1 is useful to test a file register, since status flag Z is affected.

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.

MOVLW	Move Literal to W					
Syntax:	[<i>label</i>] MOVLW k					
Operands:	$0 \leq k \leq 255$					
Operation:	$k \rightarrow (W)$					
Status Affected:	None					
Description:	The eight bit literal 'k' is loaded into W register. The don't cares will assemble as 0's.					

RETFIE	Return from Interrupt
Syntax:	[label] RETFIE
Operands:	None
Operation:	$TOS \rightarrow PC$, 1 $\rightarrow GIE$
Status Affected:	None

MOVWF	Move W to f						
Syntax:	[<i>label</i>] MOVWF f						
Operands:	$0 \leq f \leq 127$						
Operation:	$(W) \rightarrow (f)$						
Status Affected:	None						
Description:	Move data from W register to register 'f'.						

RETLW	Return with Literal in W
Syntax:	[<i>label</i>] RETLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k \rightarrow (W);$ TOS \rightarrow PC
Status Affected:	None
Description:	The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.

14.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can also link relocatable objects from pre-compiled libraries, using directives from a linker script.

The MPLIB object librarian is a librarian for precompiled code to be used with the MPLINK object linker. When a routine from a library is called from another source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. The MPLIB object librarian manages the creation and modification of library files.

The MPLINK object linker features include:

- Integration with MPASM assembler and MPLAB C17 and MPLAB C18 C compilers.
- Allows all memory areas to be defined as sections to provide link-time flexibility.

The MPLIB object librarian features include:

- Easier linking because single libraries can be included instead of many smaller files.
- Helps keep code maintainable by grouping related modules together.
- Allows libraries to be created and modules to be added, listed, replaced, deleted or extracted.

14.5 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC-hosted environment by simulating the PIC MCU series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user-defined key press, to any of the pins. The execution can be performed in single step, execute until break, or trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and the MPLAB C18 C compilers and the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent multiproject software development tool.

14.6 MPLAB ICE High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB ICE universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC MCU microcontrollers (MCUs). Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE in-circuit emulator system has been designed as a real-time emulation system, with advanced features that are generally found on more expensive development tools. The PC platform and Microsoft[®] Windows environment were chosen to best make these features available to you, the end user.

14.7 ICEPIC In-Circuit Emulator

The ICEPIC low cost, in-circuit emulator is a solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X and PIC16CXXX families of 8-bit One-Time-Programmable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules, or daughter boards. The emulator is capable of emulating without target application circuitry being present.

16.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

The graphs and tables provided in this section are for design guidance and are not tested.

In some graphs or tables, the data presented is **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are ensured to operate properly only within the specified range.

The data presented in this section is a **statistical summary** of data collected on units from different lots over a period of time and matrix samples. 'Typical' represents the mean of the distribution at 25°C. 'max' or 'min' represents (mean + 3σ) or (mean - 3σ) respectively, where σ is standard deviation, over the whole temperature range.







FIGURE 16-2: MAXIMUM IDD vs. Fosc OVER VDD (HS MODE)










FIGURE 16-20: MINIMUM AND MAXIMUM VIN vs. Vdd, (TTL INPUT, -40°C TO 125°C)



40-Lead Plastic Dual In-line (P) - 600 mil (PDIP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	Units INCHES*			MILLIMETERS			
Dimensio	on Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		40			40		
Pitch	р		.100			2.54		
Top to Seating Plane	Α	.160	.175	.190	4.06	4.45	4.83	
Molded Package Thickness	A2	.140	.150	.160	3.56	3.81	4.06	
Base to Seating Plane	A1	.015			0.38			
Shoulder to Shoulder Width	E	.595	.600	.625	15.11	15.24	15.88	
Molded Package Width	E1	.530	.545	.560	13.46	13.84	14.22	
Overall Length	D	2.045	2.058	2.065	51.94	52.26	52.45	
Tip to Seating Plane	L	.120	.130	.135	3.05	3.30	3.43	
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38	
Upper Lead Width	B1	.030	.050	.070	0.76	1.27	1.78	
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56	
Overall Row Spacing §	eB	.620	.650	.680	15.75	16.51	17.27	
Mold Draft Angle Top	α	5	10	15	5	10	15	
Mold Draft Angle Bottom	β	5	10	15	5	10	15	
* 0 / " D /								

* Controlling Parameter § Significant Characteristic


Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MO-011

Drawing No. C04-016

44-Lead Plastic Metric Quad Flatpack (PQ) 10x10x2 mm Body, 1.6/0.15 mm Lead Form (MQFP)

For the most current package drawings, please see the Microchip Packaging Specification located Note: at http://www.microchip.com/packaging



	Units		INCHES			MILLIMETERS*			
Dimensior	Dimension Limits		NOM	MAX	MIN	NOM	MAX		
Number of Pins	n		44			44			
Pitch	р		.031			0.80			
Pins per Side	n1		11			11			
Overall Height	А	.079	.086	.093	2.00	2.18	2.35		
Molded Package Thickness	A2	.077	.080	.083	1.95	2.03	2.10		
Standoff §	A1	.002	.006	.010	0.05	0.15	0.25		
Foot Length	L	.029	.035	.041	0.73	0.88	1.03		
Footprint (Reference)	(F)		.063			1.60			
Foot Angle	ø	0	3.5	7	0	3.5	7		
Overall Width	E	.510	.520	.530	12.95	13.20	13.45		
Overall Length	D	.510	.520	.530	12.95	13.20	13.45		
Molded Package Width	E1	.390	.394	.398	9.90	10.00	10.10		
Molded Package Length	D1	.390	.394	.398	9.90	10.00	10.10		
Lead Thickness	С	.005	.007	.009	0.13	0.18	0.23		
Lead Width	В	.012	.015	.018	0.30	0.38	0.45		
Pin 1 Corner Chamfer	СН	.025	.035	.045	0.64	0.89	1.14		
Mold Draft Angle Top	α	5	10	15	5	10	15		
Mold Draft Angle Bottom	β	5	10	15	5	10	15		

* Controlling Parameter § Significant Characteristic


Notes:

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-022 Drawing No. C04-071

44-Lead Plastic Leaded Chip Carrier (L) – Square (PLCC)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES*		MILLIMETERS		;
Dimension	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		44			44	
Pitch	р		.050			1.27	
Pins per Side	n1		11			11	
Overall Height	А	.165	.173	.180	4.19	4.39	4.57
Molded Package Thickness	A2	.145	.153	.160	3.68	3.87	4.06
Standoff §	A1	.020	.028	.035	0.51	0.71	0.89
Side 1 Chamfer Height	A3	.024	.029	.034	0.61	0.74	0.86
Corner Chamfer 1	CH1	.040	.045	.050	1.02	1.14	1.27
Corner Chamfer (others)	CH2	.000	.005	.010	0.00	0.13	0.25
Overall Width	Е	.685	.690	.695	17.40	17.53	17.65
Overall Length	D	.685	.690	.695	17.40	17.53	17.65
Molded Package Width	E1	.650	.653	.656	16.51	16.59	16.66
Molded Package Length	D1	.650	.653	.656	16.51	16.59	16.66
Footprint Width	E2	.590	.620	.630	14.99	15.75	16.00
Footprint Length	D2	.590	.620	.630	14.99	15.75	16.00
Lead Thickness	С	.008	.011	.013	0.20	0.27	0.33
Upper Lead Width	B1	.026	.029	.032	0.66	0.74	0.81
Lower Lead Width	В	.013	.020	.021	0.33	0.51	0.53
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MO-047

Drawing No. C04-048

Master Mode Operation 7 Master Mode START Condition 8 Master Mode Transmission 8 Master Mode Transmission 8 Master Mode Transmit Sequence 7 Multi-Master Communication 8 Multi-master Mode 7 Operation 7 Repeat START Condition Timing 8 Slave Mode 7 Block Diagram 7 Slave Reception 7 SSPBUF 7 STOP Condition Receive or Transmit Timing 8 STOP Condition Timing 8 Waveforms for 7-bit Reception 7 Vaveforms for 7-bit Transmission 7 I ² C Slave Mode 7 ICEPIC In-Circuit Emulator 14 ID Locations 119, 13 INDF 119, 13 INDF 119, 13 INDF 15, 16, 2 Indirect Addressing 2	30 32 39 39 37 37 37 37 37 37 37 37 37 4 33 4 33 4 33 4 33 4 37 5 37 5 76 37 4 4 33 4 33 4 37 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7 7 7 7 7 7 7 7 7 7 7 7 7
Master Mode Transmission 8 Master Mode Transmit Sequence 7 Multi-Master Communication 8 Multi-master Mode 7 Operation 7 Repeat START Condition Timing 8 Slave Mode 7 Block Diagram 7 Slave Reception 7 Slave Transmission 7 SSPBUF 7 STOP Condition Receive or Transmit Timing 8 STOP Condition Timing 8 Waveforms for 7-bit Reception 7 Vaveforms for 7-bit Reception 7 Vaveforms for 7-bit Transmission 7 I ² C Module Address Register, SSPADD 7 I ² C Slave Mode 7 ICEPIC In-Circuit Emulator 14 ID Locations 119, 13 In-Circuit Serial Programming (ICSP) 119, 13 INDF 1 INDF Register 15, 16, 2	32 79 37 37 37 37 37 37 37 37 37 37 57 57 57 57 57 57 57 57 57 57 57 57 57
Master Mode Transmit Sequence 7 Multi-Master Communication 8 Multi-master Mode 7 Operation 7 Repeat START Condition Timing 8 Slave Mode 7 Block Diagram 7 Slave Reception 7 Slave Transmission 7 SSPBUF 7 STOP Condition Receive or Transmit Timing 8 STOP Condition Timing 8 Waveforms for 7-bit Reception 7 Vaveforms for 7-bit Reception 7 Vaveforms for 7-bit Transmission 7 I ² C Module Address Register, SSPADD 7 I ² C Slave Mode 7 ICEPIC In-Circuit Emulator 14 ID Locations 119, 13 In-Circuit Serial Programming (ICSP) 119, 13 INDF 1 INDF Register 15, 16, 2	79 39 78 73 74 75 73 77 76 73 74 43 34 17 27
Multi-Master Communication 8 Multi-master Mode 7 Operation 7 Repeat START Condition Timing 8 Slave Mode 7 Block Diagram 7 Slave Reception 7 Slave Transmission 7 SSPBUF 7 STOP Condition Receive or Transmit Timing 8 STOP Condition Timing 8 Waveforms for 7-bit Reception 7 Vaveforms for 7-bit Reception 7 I ² C Module Address Register, SSPADD 7 I ² C Slave Mode 7 ID Locations 119, 13 In-Circuit Serial Programming (ICSP) 119, 13 INDF 1 INDF Register 15, 16, 2	39 73 73 74 75 76 74 334 75 76 74 334 75 76 74 334 17 27
Multi-master Mode 7 Operation 7 Repeat START Condition Timing 8 Slave Mode 7 Block Diagram 7 Slave Reception 7 Slave Transmission 7 STOP Condition Receive or Transmit Timing 8 STOP Condition Timing 8 Waveforms for 7-bit Reception 7 Waveforms for 7-bit Reception 7 Vaveforms for 7-bit Reception 7 I ² C Module Address Register, SSPADD 7 I ² C Slave Mode 7 ICEPIC In-Circuit Emulator 14 ID Locations 119, 13 In-Circuit Serial Programming (ICSP) 119, 13 INDF 1 INDF Register 15, 16, 2	78 73 74 73 74 75 73 75 76 73 74 43 34 17 27
Operation 7 Repeat START Condition Timing 8 Slave Mode 7 Block Diagram 7 Slave Reception 7 Slave Transmission 7 SSPBUF 7 STOP Condition Receive or Transmit Timing 8 STOP Condition Timing 8 Waveforms for 7-bit Reception 7 Waveforms for 7-bit Transmission 7 I ² C Module Address Register, SSPADD 7 I ² C Slave Mode 7 ICEPIC In-Circuit Emulator 14 ID Locations 119, 13 INDF 1 INDF 15, 16, 2	73 31 74 75 73 77 73 75 76 73 74 43 34 17 27
Repeat START Condition Timing 8 Slave Mode 7 Block Diagram 7 Slave Reception 7 Slave Transmission 7 SSPBUF 7 STOP Condition Receive or Transmit Timing 8 STOP Condition Timing 8 Waveforms for 7-bit Reception 7 Waveforms for 7-bit Transmission 7 I ² C Module Address Register, SSPADD 7 ICEPIC In-Circuit Emulator 14 ID Locations 119, 13 INDF 119, 13 INDF 15, 16, 2	31 74 73 74 75 73 77 73 75 76 73 74 44 33 41 727
Slave Mode 7 Block Diagram 7 Slave Reception 7 Slave Transmission 7 SSPBUF 7 STOP Condition Receive or Transmit Timing 8 STOP Condition Timing 8 Waveforms for 7-bit Reception 7 Waveforms for 7-bit Transmission 7 I ² C Module Address Register, SSPADD 7 ICEPIC In-Circuit Emulator 14 ID Locations 119, 13 In-Circuit Serial Programming (ICSP) 119, 13 INDF 1 INDF Register 15, 16, 2	74 73 74 75 73 77 75 76 73 74 43 34 17 27
Block Diagram 7 Slave Reception 7 Slave Transmission 7 SSPBUF 7 STOP Condition Receive or Transmit Timing 8 STOP Condition Timing 8 Waveforms for 7-bit Reception 7 Waveforms for 7-bit Transmission 7 I ² C Module Address Register, SSPADD 7 ICEPIC In-Circuit Emulator 14 ID Locations 119, 13 In-Circuit Serial Programming (ICSP) 119, 13 INDF 1 INDF Register 15, 16, 2	73 74 75 73 77 73 75 76 73 74 43 34 17 27
Slave Reception 7 Slave Transmission 7 SSPBUF 7 STOP Condition Receive or Transmit Timing 8 STOP Condition Timing 8 Waveforms for 7-bit Reception 7 Waveforms for 7-bit Transmission 7 I ² C Module Address Register, SSPADD 7 I ² C Slave Mode 7 ICEPIC In-Circuit Emulator 14 ID Locations 119, 13 In-Circuit Serial Programming (ICSP) 119, 13 INDF 1 INDF Register 15, 16, 2	74 75 73 77 75 76 73 74 33 74 33 41 72 7
Slave Transmission 7 SSPBUF 7 STOP Condition Receive or Transmit Timing 8 STOP Condition Timing 8 Waveforms for 7-bit Reception 7 Waveforms for 7-bit Transmission 7 I ² C Module Address Register, SSPADD 7 I ² C Slave Mode 7 ICEPIC In-Circuit Emulator 14 ID Locations 119, 13 In-Circuit Serial Programming (ICSP) 119, 13 INDF 1 INDF Register 15, 16, 2	75 73 37 37 75 76 73 74 44 33 417 27
SSPBUF 7 STOP Condition Receive or Transmit Timing 8 STOP Condition Timing 8 Waveforms for 7-bit Reception 7 Waveforms for 7-bit Transmission 7 I ² C Module Address Register, SSPADD 7 I ² C Slave Mode 7 ICEPIC In-Circuit Emulator 14 ID Locations 119, 13 In-Circuit Serial Programming (ICSP) 119, 13 INDF 1 INDF Register 15, 16, 2	73 37 37 75 76 73 74 44 33 417 27
STOP Condition Receive or Transmit Timing 8 STOP Condition Timing 8 Waveforms for 7-bit Reception 7 Waveforms for 7-bit Transmission 7 I ² C Module Address Register, SSPADD 7 I ² C Slave Mode 7 ICEPIC In-Circuit Emulator 14 ID Locations 119, 13 In-Circuit Serial Programming (ICSP) 119, 13 INDF 1 INDF Register 15, 16, 2	 37 37 75 76 73 74 33 34 17 27
STOP Condition Timing 8 Waveforms for 7-bit Reception 7 Waveforms for 7-bit Transmission 7 I ² C Module Address Register, SSPADD 7 I ² C Slave Mode 7 ICEPIC In-Circuit Emulator 14 ID Locations 119, 13 In-Circuit Serial Programming (ICSP) 119, 13 INDF 1 INDF Register 15, 16, 2	37 75 76 73 74 44 33 84 17 27
Waveforms for 7-bit Reception 7 Waveforms for 7-bit Transmission 7 I ² C Module Address Register, SSPADD 7 I ² C Slave Mode 7 ICEPIC In-Circuit Emulator 14 ID Locations 119, 13 In-Circuit Serial Programming (ICSP) 119, 13 INDF 1 INDF Register 15, 16, 2	75 76 73 74 14 33 34 17 27
Waveforms for 7-bit Transmission 7 I ² C Module Address Register, SSPADD 7 I ² C Slave Mode 7 ICEPIC In-Circuit Emulator 14 ID Locations 119, 13 In-Circuit Serial Programming (ICSP) 119, 13 INDF 1 INDF Register 15, 16, 2	76 73 74 14 33 34 17 27
I ² C Module Address Register, SSPADD 7 I ² C Slave Mode 7 ICEPIC In-Circuit Emulator 14 ID Locations 119, 13 In-Circuit Serial Programming (ICSP) 119, 13 INDF 1 INDF Register 15, 16, 2	73 74 14 33 34 17 27
I ² C Slave Mode 7 ICEPIC In-Circuit Emulator 14 ID Locations 119, 13 In-Circuit Serial Programming (ICSP) 119, 13 INDF 1 INDF Register 15, 16, 2	74 14 33 34 17 27
ICEPIC In-Circuit Emulator 14 ID Locations 119, 13 In-Circuit Serial Programming (ICSP) 119, 13 INDF 1 INDF Register 15, 16, 2	14 33 34 17 27
ID Locations	33 34 17 27
In-Circuit Serial Programming (ICSP)	34 17 27
INDF	17 27
INDF Register15, 16, 2	27
Indirect Addressing2	
FSR Register1	
Instruction Format13	
Instruction Set13	35
ADDLW13	
ADDWF13	
ANDLW13	37
ANDWF	37
BCF	37
BSF13	37
BTFSC13	
BTFSS	37
CALL	38
CLRF	~
	38
CLRW	
CLRW	38
	38 38
CLRWDT	38 38 38 38
CLRWDT	38 38 38 38
CLRWDT	38 38 38 38 38 39
CLRWDT	38 38 38 38 38 39 39
CLRWDT	38 38 38 38 39 39 39
CLRWDT 13 COMF 13 DECF 13 DECFSZ 13 GOTO 13 INCF 13	38 38 38 39 39 39 39
CLRWDT 13 COMF 13 DECF 13 DECFSZ 13 GOTO 13 INCF 13 INCFSZ 13	38 38 38 38 39 39 39 39 39 39
CLRWDT 13 COMF 13 DECF 13 DECFSZ 13 GOTO 13 INCF 13 INCFSZ 13 INCFSZ 13 INCFSZ 13 IORLW 13	38 38 38 39 39 39 39 39 39 39
CLRWDT 13 COMF 13 DECF 13 DECFSZ 13 GOTO 13 INCF 13 INCFSZ 13 IORLW 13 IORWF 13	38 38 38 39 39 39 39 39 39 39 39
CLRWDT 13 COMF 13 DECF 13 DECFSZ 13 GOTO 13 INCF 13 INCFSZ 13 IORLW 13 IORWF 13 MOVF 14	38 38 38 39 39 39 39 39 39 39 39 40
CLRWDT 13 COMF 13 DECF 13 DECFSZ 13 GOTO 13 INCF 13 INCFSZ 13 IORLW 13 IORWF 13 MOVF 14 MOVLW 14	38 38 38 39 39 39 39 39 39 39 39 39 39 39 40 40
CLRWDT 13 COMF 13 DECF 13 DECFSZ 13 GOTO 13 INCF 13 INCFSZ 13 IORLW 13 IORWF 13 MOVF 14 MOVLW 14 MOVWF 14	38 38 38 39 39 39 39 39 39 39 40 40 40
CLRWDT 13 COMF 13 DECF 13 DECFSZ 13 GOTO 13 INCF 13 INCFSZ 13 IORLW 13 IORWF 13 MOVF 14 MOVWF 14 NOP 14	38 38 38 39 39 39 39 39 39 39 39 40 40 40 40
CLRWDT 13 COMF 13 DECF 13 DECFSZ 13 GOTO 13 INCF 13 INCFSZ 13 IORLW 13 IORWF 13 MOVF 14 MOVWF 14 NOP 14 RETFIE 14	38 38 38 38 38 39 39 39 39 39 39 39 39 39 39 39 39 39 39 40
CLRWDT 13 COMF 13 DECF 13 DECFSZ 13 GOTO 13 INCF 13 INCFSZ 13 IORLW 13 IORWF 13 MOVF 14 MOVWF 14 MOVWF 14 NOP 14 RETFIE 14 RETLW 14	38 38 38 39 39 39 39 39 39 39 39 40 40 40 40 40 40
CLRWDT 13 COMF 13 DECF 13 DECFSZ 13 GOTO 13 INCF 13 INCFSZ 13 IORLW 13 IORWF 13 MOVF 14 MOVWF 14 MOVWF 14 NOP 14 RETFIE 14 RETLW 14 RETURN 14	38 38 38 38 39 39 39 39 39 39 39 39 39 39 39 39 39 39 40 40 40 41 41
CLRWDT 13 COMF 13 DECF 13 DECFSZ 13 GOTO 13 INCF 13 INCFSZ 13 IORLW 13 IORWF 13 MOVF 14 MOVWF 14 NOP 14 RETFIE 14 RETLW 14 RETURN 14 RLF 14	38 38 38 38 39 39 39 39 39 39 39 40 40 40 40 41 41
CLRWDT 13 COMF 13 DECF 13 DECFSZ 13 GOTO 13 INCF 13 INCFSZ 13 IORLW 13 IORWF 13 MOVF 14 MOVWF 14 NOP 14 RETFIE 14 RETURN 14 RLF 14 RRF 14	38 38 38 39
CLRWDT 13 COMF 13 DECF 13 DECFSZ 13 GOTO 13 INCF 13 INCFSZ 13 IORLW 13 IORWF 13 IORWF 14 MOVF 14 MOVWF 14 NOP 14 RETFIE 14 RETURN 14 RLF 14 RLF 14 REF 14 SLEEP 14	38 38 38 39
CLRWDT 13 COMF 13 DECF 13 DECFSZ 13 GOTO 13 INCF 13 INCFSZ 13 IORLW 13 IORWF 13 MOVF 14 MOVF 14 MOVWF 14 NOP 14 RETFIE 14 RETURN 14 RLF 14 SLEEP 14 SUBLW 14	38 38 38 39 39 39 39 39 39 39 39 39 39 39 39 39 39 39 40 40 40 41 <td< td=""></td<>
CLRWDT 13 COMF 13 DECF 13 DECFSZ 13 GOTO 13 INCF 13 INCFSZ 13 IORLW 13 IORWF 13 MOVF 14 MOVF 14 MOVWF 14 NOP 14 RETFIE 14 RETURN 14 RLF 14 SLEEP 14 SUBLW 14 SUBWF 14	38 38 38 39 40 40 40 41 <td< td=""></td<>
CLRWDT 13 COMF 13 DECF 13 DECFSZ 13 GOTO 13 INCF 13 INCFSZ 13 IORLW 13 IORWF 13 IORWF 14 MOVF 14 MOVWF 14 NOP 14 RETFIE 14 RETURN 14 RLF 14 SLEEP 14 SUBLW 14 SUBWF 14 SWAPF 14	38 38 38 39 <td< td=""></td<>

INT Interrupt (RB0/INT). See Interrupt Sources	
	47
INTCON Register	
GIE Bit	
INTE Bit	
INTF Bit	
PEIE Bit	
RBIE Bit	
RBIF Bit2	· ·
TOIE Bit	
TOIF Bit	
Inter-Integrated Circuit (I ² C)	
Internal Sampling Switch (Rss) Impedence	
Interrupt Sources119	
Block Diagram	
Interrupt-on-Change (RB7:RB4)	
RB0/INT Pin, External7, 8	3, 130
TMR0 Overflow	. 130
USART Receive/Transmit Complete	95
Interrupts	
Bus Collision Interrupt	24
Synchronous Serial Port Interrupt	
Interrupts, Context Saving During	
Interrupts, Enable Bits	
Global Interrupt Enable (GIE Bit)20). 129
Interrupt-on-Change (RB7:RB4) Enable	, -
(RBIE Bit)	130
Interrupt-on-Change (RB7:RB4) Enable	100
(RBIE Bit)	20
Peripheral Interrupt Enable (PEIE Bit)	
RB0/INT Enable (INTE Bit)	
TMR0 Overflow Enable (T0IE Bit)	20
Interrupts, Flag Bits	
Interrupt-on-Change (RB7:RB4) Flag	400
(RBIF Bit)	. 130
Interrupt-on-Change (RB7:RB4) Flag	
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)2	20, 31
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)2 RB0/INT Flag (INTF Bit)	20, 31 20
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)2	20, 31 20
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)2 RB0/INT Flag (INTF Bit) TMR0 Overflow Flag (T0IF Bit)20	20, 31 20
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)2 RB0/INT Flag (INTF Bit) TMR0 Overflow Flag (T0IF Bit)20	20, 31 20), 130
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)2 RB0/INT Flag (INTF Bit) TMR0 Overflow Flag (T0IF Bit)20	20, 31 20), 130
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)2 RB0/INT Flag (INTF Bit) TMR0 Overflow Flag (T0IF Bit)20 K KEELOQ Evaluation and Programming Tools	20, 31 20), 130
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)2 RB0/INT Flag (INTF Bit) TMR0 Overflow Flag (T0IF Bit)20 K KEELOQ Evaluation and Programming Tools	20, 31 20), 130 146
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)2 RB0/INT Flag (INTF Bit) TMR0 Overflow Flag (T0IF Bit)20 K KEELOQ Evaluation and Programming Tools	20, 31 20), 130 146
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)	20, 31 20), 130 146
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)	20, 31 20), 130 146 26
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)	20, 31 20), 130 146 26 7, 8
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)	20, 31 20), 130 146 26 7, 8 5, 126
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)	20, 31 20), 130 146 26 7, 8 5, 126
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)	20, 31 20 0, 130 146 26 7, 8 5, 126 5, 126
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)	20, 31 20 0, 130 146 26 7, 8 5, 126 5, 126
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)	20, 31 20), 130 146 26 7, 8 5, 126 5, 126 5, 126 12 11
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)	20, 31 20), 130 146 26 7, 8 5, 126 5, 126 5, 126 12 11
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)	20, 31 20), 130 146 26
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)	20, 31 20), 130 146 26
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)	20, 31 20), 130 146 26 26 26 126 12 11 143 145
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)	20, 31 20), 130 146 26 26 26 12 126 126 126 144
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)	20, 31 20), 130 146 26 26 26 12 126 126 127 144 143
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)	20, 31 20 0, 130 146 26 26 26 12 126 126 127 144 143 144
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)	20, 31 20 0, 130 146 26 26 26 12 146 145 145 144 143 144 89

NOTES: