



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|--|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 10MHz |
| Connectivity | I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 33 |
| Program Memory Size | 14KB (8K x 14) |
| Program Memory Type | FLASH |
| EEPROM Size | 256 x 8 |
| RAM Size | 368 x 8 |
| Voltage - Supply (Vcc/Vdd) | 4V ~ 5.5V |
| Data Converters | A/D 8x10b |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-QFP |
| Supplier Device Package | 44-MQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16f877-10e-pq |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.2 Data Memory Organization

The data memory is partitioned into multiple banks which contain the General Purpose Registers and the Special Function Registers. Bits RP1 (STATUS<6>) and RP0 (STATUS<5>) are the bank select bits.

| RP1:RP0 | Bank |
|---------|------|
| 00 | 0 |
| 01 | 1 |
| 10 | 2 |
| 11 | 3 |

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are General Purpose Registers, implemented as static RAM. All implemented banks contain Special Function Registers. Some frequently used Special Function Registers from one bank may be mirrored in another bank for code reduction and quicker access.

| Note: | EEPROM Data Memory description can be found in Section 4.0 of this data sheet. |
|-------|--|
| 0.0.4 | |

2.2.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly, or indirectly through the File Select Register (FSR).

2.2.2.5 PIR1 Register

The PIR1 register contains the individual flag bits for the peripheral interrupts.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt bits are clear prior to enabling an interrupt.

| | | - | | - | | | | |
|-------|--|--|--|------------------------|---------------------------|-------------|--------------------------------|--------|
| | R/W-0 | R/W-0 | R-0 | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | PSPIF ⁽¹⁾ | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF |
| | bit 7 | | 1 | | 1 | 1 | | bit 0 |
| bit 7 | PSPIF⁽¹⁾: Parallel Slave Port Read/Write Interrupt Flag bit 1 = A read or a write operation has taken place (must be cleared in software) 0 = No read or write has occurred | | | | | | | |
| bit 6 | ADIF : A/D 1 = An A/D 0 = The A/I | ADIF: A/D Converter Interrupt Flag bit 1 = An A/D conversion completed 0 = The A/D conversion is not complete | | | | | | |
| bit 5 | RCIF : USA 1 = The US 0 = The US | RCIF : USART Receive Interrupt Flag bit 1 = The USART receive buffer is full 0 = The USART receive buffer is empty | | | | | | |
| bit 4 | TXIF : USA 1 = The US 0 = The US | RT Transmi SART transr SART transr | t Interrupt Fl nit buffer is e nit buffer is f | ag bit empty ull | | | | |
| bit 3 | SSPIF: Syr 1 = The SS from th • SPI - / • I ² C S - / • I ² C M - / - 7 - 7 - 7 - 7 - 7 - 7 - 7 - 7 | SSPIF: Synchronous Serial Port (SSP) Interrupt Flag 1 = The SSP interrupt condition has occurred, and must be cleared in software before returning from the Interrupt Service Routine. The conditions that will set this bit are: SPI A transmission/reception has taken place. I²C Slave A transmission/reception has taken place. I²C Master A transmission/reception has taken place. I²C Master A transmission/reception has taken place. The initiated START condition was completed by the SSP module. The initiated Restart condition was completed by the SSP module. The initiated Restart condition was completed by the SSP module. A START condition occurred while the SSP module was idle (Multi-Master system). A STOP condition occurred while the SSP module was idle (Multi-Master system). | | | | | | |
| bit 2 | CCP1IF: CCP1 Interrupt Flag bit <u>Capture mode:</u> 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred <u>Compare mode:</u> 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred <u>PWM mode:</u> Unused in this mode | | | | | | | |
| bit 1 | TMR2IF : TMR2 to PR2 Match Interrupt Flag bit 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR2 to PR2 match occurred | | | | | | | |
| bit 0 | TMR1IF : TI 1 = TMR1 I 0 = TMR1 I Note 1: P | TMR1IF: TMR1 Overflow Interrupt Flag bit 1 = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register did not overflow Note 1: PSPIF is reserved on PIC16F873/876 devices: always maintain this bit clear. | | | | | | |
| | 1 | | | | | | | |
| | R = Readal - n = Value | ble bit at POR | W = Writab '1' = Bit is s | le bit set | U = Unimp '0' = Bit is | lemented bi | t, read as '0' x = Bit is u | nknown |

REGISTER 2-5: PIR1 REGISTER (ADDRESS 0Ch)

TRISE REGISTER (ADDRESS 89h) R/W-1 R-0 R-0 R/W-0 R/W-0 U-0 R/W-1 R/W-1 IBF OBF **IBOV PSPMODE** Bit2 Bit1 Bit0 bit 7 bit 0 Parallel Slave Port Status/Control Bits: bit 7 IBF: Input Buffer Full Status bit 1 = A word has been received and is waiting to be read by the CPU 0 = No word has been received bit 6 **OBF**: Output Buffer Full Status bit 1 = The output buffer still holds a previously written word 0 = The output buffer has been read bit 5 **IBOV**: Input Buffer Overflow Detect bit (in Microprocessor mode) 1 = A write occurred when a previously input word has not been read (must be cleared in software) 0 = No overflow occurred bit 4 PSPMODE: Parallel Slave Port Mode Select bit 1 = PORTD functions in Parallel Slave Port mode 0 = PORTD functions in general purpose I/O mode Unimplemented: Read as '0' bit 3 **PORTE Data Direction Bits:** Bit2: Direction Control bit for pin RE2/CS/AN7 bit 2 1 = Input0 = OutputBit1: Direction Control bit for pin RE1/WR/AN6 bit 1 1 = Input 0 = Output Bit0: Direction Control bit for pin RE0/RD/AN5 bit 0 1 = Input 0 = Output Legend:

W = Writable bit

'1' = Bit is set

U = Unimplemented bit, read as '0'

x = Bit is unknown

'0' = Bit is cleared

R = Readable bit

- n = Value at POR

REGISTER 3-1:

At the completion of the write cycle, the WR bit is cleared and the EEIF interrupt flag bit is set. (EEIF must be cleared by firmware.) Since the microcontroller does not execute instructions during the write cycle, the firmware does not necessarily have to check either EEIF, or WR, to determine if the write had finished.

EXAMPLE 4-4: FLASH PROGRAM WRITE

| BSF | STATUS, RP1 | ; |
|-------|---------------|--------------------------|
| BCF | STATUS, RPO | ;Bank 2 |
| MOVF | ADDRL, W | ;Write address |
| MOVWF | EEADR | ;of desired |
| MOVF | ADDRH, W | ;program memory |
| MOVWF | EEADRH | ;location |
| MOVF | VALUEL, W | ;Write value to |
| MOVWF | EEDATA | ;program at |
| MOVF | VALUEH, W | ;desired memory |
| MOVWF | EEDATH | ;location |
| BSF | STATUS, RPO | ;Bank 3 |
| BSF | EECON1, EEPGD | ;Point to Program memory |
| BSF | EECON1, WREN | ;Enable writes |
| | | ;Only disable interrupts |
| BCF | INTCON, GIE | ; if already enabled, |
| | | ;otherwise discard |
| MOVLW | 0x55 | ;Write 55h to |
| MOVWF | EECON2 | ;EECON2 |
| MOVLW | 0xAA | ;Write AAh to |
| MOVWF | EECON2 | ;EECON2 |
| BSF | EECON1, WR | ;Start write operation |
| NOP | | ;Two NOPs to allow micro |
| NOP | | ;to setup for write |
| | | ;Only enable interrupts |
| BSF | INTCON, GIE | ; if using interrupts, |
| | | ;otherwise discard |
| BCF | EECON1, WREN | ;Disable writes |

4.6 Write Verify

The PIC16F87X devices do not automatically verify the value written during a write operation. Depending on the application, good programming practice may dictate that the value written to memory be verified against the original value. This should be used in applications where excessive writes can stress bits near the specified endurance limits.

4.7 Protection Against Spurious Writes

There are conditions when the device may not want to write to the EEPROM data memory or FLASH program memory. To protect against these spurious write conditions, various mechanisms have been built into the PIC16F87X devices. On power-up, the WREN bit is cleared and the Power-up Timer (if enabled) prevents writes.

The write initiate sequence, and the WREN bit together, help prevent any accidental writes during brown-out, power glitches, or firmware malfunction.

4.8 Operation While Code Protected

The PIC16F87X devices have two code protect mechanisms, one bit for EEPROM data memory and two bits for FLASH program memory. Data can be read and written to the EEPROM data memory, regardless of the state of the code protection bit, CPD. When code protection is enabled and CPD cleared, external access via ICSP is disabled, regardless of the state of the program memory code protect bits. This prevents the contents of EEPROM data memory from being read out of the device.

The state of the program memory code protect bits, CP0 and CP1, do not affect the execution of instructions out of program memory. The PIC16F87X devices can always read the values in program memory, regardless of the state of the code protect bits. However, the state of the code protect bits and the WRT bit will have different effects on writing to program memory. Table 4-1 shows the effect of the code protect bits and the WRT bit on program memory.

Once code protection has been enabled for either EEPROM data memory or FLASH program memory, only a full erase of the entire device will disable code protection.

8.0 CAPTURE/COMPARE/PWM MODULES

Each Capture/Compare/PWM (CCP) module contains a 16-bit register which can operate as a:

- 16-bit Capture register
- 16-bit Compare register
- PWM Master/Slave Duty Cycle register

Both the CCP1 and CCP2 modules are identical in operation, with the exception being the operation of the special event trigger. Table 8-1 and Table 8-2 show the resources and interactions of the CCP module(s). In the following sections, the operation of a CCP module is described with respect to CCP1. CCP2 operates the same as CCP1, except where noted.

CCP1 Module:

Capture/Compare/PWM Register1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. The special event trigger is generated by a compare match and will reset Timer1.

CCP2 Module:

Capture/Compare/PWM Register2 (CCPR2) is comprised of two 8-bit registers: CCPR2L (low byte) and CCPR2H (high byte). The CCP2CON register controls the operation of CCP2. The special event trigger is generated by a compare match and will reset Timer1 and start an A/D conversion (if the A/D module is enabled).

Additional information on CCP modules is available in the PIC[®] MCU Mid-Range Family Reference Manual (DS33023) and in application note AN594, "Using the CCP Modules" (DS00594).

TABLE 8-1: CCP MODE - TIMER RESOURCES REQUIRED

| CCP Mode | Timer Resource |
|----------|----------------|
| Capture | Timer1 |
| Compare | Timer1 |
| PWM | Timer2 |

TABLE 8-2:INTERACTION OF TWO CCP MODULES

| CCPx Mode | CCPy Mode | Interaction |
|-----------|-----------|--|
| Capture | Capture | Same TMR1 time-base |
| Capture | Compare | The compare should be configured for the special event trigger, which clears TMR1 |
| Compare | Compare | The compare(s) should be configured for the special event trigger, which clears TMR1 |
| PWM | PWM | The PWMs will have the same frequency and update rate (TMR2 interrupt) |
| PWM | Capture | None |
| PWM | Compare | None |

8.2 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the RC2/CCP1 pin is:

- Driven high
- Driven low
- Remains unchanged

The action on the pin is based on the value of control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). At the same time, interrupt flag bit CCP1IF is set.

FIGURE 8-2: COMPARE MODE OPERATION BLOCK DIAGRAM



8.2.1 CCP PIN CONFIGURATION

The user must configure the RC2/CCP1 pin as an output by clearing the TRISC<2> bit.

Note: Clearing the CCP1CON register will force the RC2/CCP1 compare output latch to the default low level. This is not the PORTC I/O data latch.

8.2.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode, or Synchronized Counter mode, if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

8.2.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt mode is chosen, the CCP1 pin is not affected. The CCPIF bit is set, causing a CCP interrupt (if enabled).

8.2.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated, which may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

The special event trigger output of CCP2 resets the TMR1 register pair and starts an A/D conversion (if the A/D module is enabled).

Note: The special event trigger from the CCP1and CCP2 modules will not set interrupt flag bit TMR1IF (PIR1<0>).

9.1 SPI Mode

The SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO)
- Serial Data In (SDI)
- Serial Clock (SCK)

Additionally, a fourth pin may be used when in a Slave mode of operation:

Slave Select (SS)

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON<5:0> and SSPSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data input sample phase (middle or end of data output time)
- Clock edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)

Figure 9-4 shows the block diagram of the MSSP module when in SPI mode.

To enable the serial port, MSSP Enable bit, SSPEN (SSPCON<5>) must be set. To reset or reconfigure SPI mode, clear bit SSPEN, re-initialize the SSPCON registers, and then set bit SSPEN. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed. That is:

- · SDI is automatically controlled by the SPI module
- SDO must have TRISC<5> cleared
- SCK (Master mode) must have TRISC<3> cleared
- SCK (Slave mode) must have TRISC<3> set
- SS must have TRISA<5> set and register ADCON1 (see Section 11.0: A/D Module) must be set in a way that pin RA5 is configured as a digital I/O

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

FIGURE 9-1: MSSP BLOCK DIAGRAM (SPI MODE)





9.2.18.1 Bus Collision During a START Condition

During a START condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the START condition (Figure 9-20).
- b) SCL is sampled low before SDA is asserted low (Figure 9-21).

During a START condition, both the SDA and the SCL pins are monitored. If either the SDA pin <u>or</u> the SCL pin is already low, then these events all occur:

- the START condition is aborted,
- and the BCLIF flag is set,
- <u>and</u> the SSP module is reset to its IDLE state (Figure 9-20).

The START condition begins with the SDA and SCL pins de-asserted. When the SDA pin is sampled high, the baud rate generator is loaded from SSPADD<6:0> and counts down to 0. If the SCL pin is sampled low while SDA is high, a bus collision occurs, because it is assumed that another master is attempting to drive a data '1' during the START condition.

If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 9-22). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The baud rate generator is then reloaded and counts down to 0. During this time, if the SCL pins are sampled as '0', a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a START condition is that no two bus masters can assert a START condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision, because the two masters must be allowed to arbitrate the first address following the START condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated START, or STOP conditions.





9.3 Connection Considerations for I²C Bus

For standard-mode $I^{2}C$ bus devices, the values of resistors R_{p} and R_{s} in Figure 9-27 depend on the following parameters:

- Supply voltage
- Bus capacitance
- Number of connected devices (input current + leakage current)

The supply voltage limits the minimum value of resistor R_p , due to the specified minimum sink current of 3 mA at VOL max = 0.4V, for the specified output stages. For

example, with a supply voltage of VDD = $5V\pm10\%$ and VOL max = 0.4V at 3 mA, R_p min = $(5.5-0.4)/0.003 = 1.7 \text{ k}\Omega$. VDD as a function of R_p is shown in Figure 9-27. The desired noise margin of 0.1VDD for the low level limits the maximum value of R_s . Series resistors are optional and used to improve ESD susceptibility.

The bus capacitance is the total capacitance of wire, connections, and pins. This capacitance limits the maximum value of R_p due to the specified rise time (Figure 9-27).

The SMP bit is the slew rate control enabled bit. This bit is in the SSPSTAT register, and controls the slew rate of the I/O pins when in I^2C mode (master or slave).





10.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT

When setting up an Asynchronous Reception with Address Detect Enabled:

- Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH.
- Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- If interrupts are desired, then set enable bit RCIE.
- Set bit RX9 to enable 9-bit reception.
- Set ADDEN to enable address detect.
- Enable the reception by setting enable bit CREN.

- Flag bit RCIF will be set when reception is complete, and an interrupt will be generated if enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit and determine if any error occurred during reception.
- Read the 8-bit received data by reading the RCREG register, to determine if the device is being addressed.
- If any error occurred, clear the error by clearing enable bit CREN.
- If the device has been addressed, clear the ADDEN bit to allow data bytes and address bytes to be read into the receive buffer, and interrupt the CPU.



12.10 Interrupts

The PIC16F87X family has up to 14 sources of interrupt. The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

| Note: | Individual interrupt flag bits are set, regard- |
|-------|---|
| | less of the status of their corresponding |
| | mask bit, or the GIE bit. |

A global interrupt enable bit, GIE (INTCON<7>) enables (if set) all unmasked interrupts, or disables (if cleared) all interrupts. When bit GIE is enabled, and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt bits are set, regardless of the status of the GIE bit. The GIE bit is cleared on RESET.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine, as well as sets the GIE bit, which re-enables interrupts.

The RB0/INT pin interrupt, the RB port change interrupt, and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flags are contained in the special function registers, PIR1 and PIR2. The corresponding interrupt enable bits are contained in special function registers, PIE1 and PIE2, and the peripheral interrupt enable bit is contained in special function register INTCON.

When an interrupt is responded to, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs. The latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit, PEIE bit, or GIE bit.



© 1998-2013 Microchip Technology Inc.

12.17 In-Circuit Serial Programming

PIC16F87X microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground, and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware, or a custom firmware to be programmed.

When using ICSP, the part must be supplied at 4.5V to 5.5V, if a bulk erase will be executed. This includes reprogramming of the code protect, both from an onstate to off-state. For all other cases of ICSP, the part may be programmed at the normal operating voltages. This means calibration values, unique user IDs, or user code can be reprogrammed or added.

For complete details of serial programming, please refer to the EEPROM Memory Programming Specification for the PIC16F87X (DS39025).

12.18 Low Voltage ICSP Programming

The LVP bit of the configuration word enables low voltage ICSP programming. This mode allows the microcontroller to be programmed via ICSP using a VDD source in the operating voltage range. This only means that VPP does not have to be brought to VIHH, but can instead be left at the normal operating voltage. In this mode, the RB3/PGM pin is dedicated to the programming function and ceases to be a general purpose I/O pin. During programming, VDD is applied to the MCLR pin. To enter Programming mode, VDD must be applied to the RB3/PGM, provided the LVP bit is set. The LVP bit defaults to on ('1') from the factory.

- Note 1: The High Voltage Programming mode is always available, regardless of the state of the LVP bit, by applying VIHH to the MCLR pin.
 - 2: While in Low Voltage ICSP mode, the RB3 pin can no longer be used as a general purpose I/O pin.
 - 3: When using low voltage ICSP programming (LVP) and the pull-ups on PORTB are enabled, bit 3 in the TRISB register must be cleared to disable the pull-up on RB3 and ensure the proper operation of the device.
 - 4: RB3 should not be allowed to float if LVP is enabled. An external pull-down device should be used to default the device to normal operating mode. If RB3 floats high, the PIC16F87X device will enter Programming mode.
 - LVP mode is enabled by default on all devices shipped from Microchip. It can be disabled by clearing the LVP bit in the CONFIG register.
 - 6: Disabling LVP will provide maximum compatibility to other PIC16CXXX devices.

If Low Voltage Programming mode is not used, the LVP bit can be programmed to a '0' and RB3/PGM becomes a digital I/O pin. However, the LVP bit may only be programmed when programming is entered with VIHH on MCLR. The LVP bit can only be charged when using high voltage on MCLR.

It should be noted, that once the LVP bit is programmed to 0, only the High Voltage Programming mode is available and only High Voltage Programming mode can be used to program the device.

When using low voltage ICSP, the part must be supplied at 4.5V to 5.5V, if a bulk erase will be executed. This includes reprogramming of the code protect bits from an on-state to off-state. For all other cases of low voltage ICSP, the part may be programmed at the normal operating voltage. This means calibration values, unique user IDs, or user code can be reprogrammed or added.

TABLE 13-2: PIC16F87X INSTRUCTION SET

| Mnemonic, Operands | | Description | Cycles | 14-Bit Opcode | | |) | Status | Notos |
|---|------|------------------------------|--------|---------------|------|------|------|----------|-------|
| | | Description | | MSb | | | LSb | Affected | Notes |
| BYTE-ORIENTED FILE REGISTER OPERATIONS | | | | | | | | | |
| ADDWF | f, d | Add W and f | 1 | 00 | 0111 | dfff | ffff | C,DC,Z | 1,2 |
| ANDWF | f, d | AND W with f | 1 | 00 | 0101 | dfff | ffff | Z | 1,2 |
| CLRF | f | Clear f | 1 | 00 | 0001 | lfff | ffff | Z | 2 |
| CLRW | - | Clear W | 1 | 00 | 0001 | 0xxx | xxxx | Z | |
| COMF | f, d | Complement f | 1 | 00 | 1001 | dfff | ffff | Z | 1,2 |
| DECF | f, d | Decrement f | 1 | 00 | 0011 | dfff | ffff | Z | 1,2 |
| DECFSZ | f, d | Decrement f, Skip if 0 | 1(2) | 00 | 1011 | dfff | ffff | | 1,2,3 |
| INCF | f, d | Increment f | 1 | 00 | 1010 | dfff | ffff | Z | 1,2 |
| INCFSZ | f, d | Increment f, Skip if 0 | 1(2) | 00 | 1111 | dfff | ffff | | 1,2,3 |
| IORWF | f, d | Inclusive OR W with f | 1 | 00 | 0100 | dfff | ffff | Z | 1,2 |
| MOVF | f, d | Move f | 1 | 00 | 1000 | dfff | ffff | Z | 1,2 |
| MOVWF | f | Move W to f | 1 | 00 | 0000 | lfff | ffff | | |
| NOP | - | No Operation | 1 | 00 | 0000 | 0xx0 | 0000 | | |
| RLF | f, d | Rotate Left f through Carry | 1 | 00 | 1101 | dfff | ffff | С | 1,2 |
| RRF | f, d | Rotate Right f through Carry | 1 | 00 | 1100 | dfff | ffff | С | 1,2 |
| SUBWF | f, d | Subtract W from f | 1 | 00 | 0010 | dfff | ffff | C,DC,Z | 1,2 |
| SWAPF | f, d | Swap nibbles in f | 1 | 00 | 1110 | dfff | ffff | | 1,2 |
| XORWF | f, d | Exclusive OR W with f | 1 | 00 | 0110 | dfff | ffff | Z | 1,2 |
| | | BIT-ORIENTED FILE REGIST | | ATION | IS | | | | |
| BCF | f, b | Bit Clear f | 1 | 01 | 00bb | bfff | ffff | | 1,2 |
| BSF | f, b | Bit Set f | 1 | 01 | 01bb | bfff | ffff | | 1,2 |
| BTFSC | f, b | Bit Test f, Skip if Clear | 1 (2) | 01 | 10bb | bfff | ffff | | 3 |
| BTFSS | f, b | Bit Test f, Skip if Set | 1 (2) | 01 | 11bb | bfff | ffff | | 3 |
| | | LITERAL AND CONTROL | OPERAT | IONS | | | | | r |
| ADDLW | k | Add literal and W | 1 | 11 | 111x | kkkk | kkkk | C,DC,Z | |
| ANDLW | k | AND literal with W | 1 | 11 | 1001 | kkkk | kkkk | Z | |
| CALL | k | Call subroutine | 2 | 10 | 0kkk | kkkk | kkkk | | |
| CLRWDT | - | Clear Watchdog Timer | 1 | 00 | 0000 | 0110 | 0100 | TO,PD | |
| GOTO | k | Go to address | 2 | 10 | 1kkk | kkkk | kkkk | | |
| IORLW | k | Inclusive OR literal with W | 1 | 11 | 1000 | kkkk | kkkk | Z | |
| MOVLW | k | Move literal to W | 1 | 11 | 00xx | kkkk | kkkk | | |
| RETFIE | - | Return from interrupt | 2 | 00 | 0000 | 0000 | 1001 | | |
| RETLW | k | Return with literal in W | 2 | 11 | 01xx | kkkk | kkkk | | |
| RETURN | - | Return from Subroutine | 2 | 00 | 0000 | 0000 | 1000 | | |
| SLEEP | - | Go into standby mode | 1 | 00 | 0000 | 0110 | 0011 | TO,PD | |
| SUBLW | k | Subtract W from literal | 1 | 11 | 110x | kkkk | kkkk | C,DC,Z | |
| XORLW | k | Exclusive OR literal with W | 1 | 11 | 1010 | kkkk | kkkk | Z | |
| Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present | | | | | | | | | |

 When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 module.

3: If Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

Note: Additional information on the mid-range instruction set is available in the PIC[®] MCU Mid-Range Family Reference Manual (DS33023).

| SWAPF | Swap Nibbles in f |
|------------------|--|
| Syntax: | [label] SWAPF f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$ |
| Operation: | $(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$ |
| Status Affected: | None |
| Description: | The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed in register 'f'. |

| XORWF | Exclusive OR W with f | | |
|------------------|---|--|--|
| Syntax: | [<i>label</i>] XORWF f,d | | |
| Operands: | $\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$ | | |
| Operation: | (W) .XOR. (f) \rightarrow (destination) | | |
| Status Affected: | Z | | |
| Description: | Exclusive OR the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'. | | |

| XORLW | Exclusive OR Literal with W |
|------------------|--|
| Syntax: | [<i>label</i>] XORLW k |
| Operands: | $0 \leq k \leq 255$ |
| Operation: | (W) .XOR. $k \rightarrow (W)$ |
| Status Affected: | Z |
| Description: | The contents of the W register are XOR'ed with the eight-bit lit- eral 'k'. The result is placed in the W register. |

15.4 DC Characteristics: PIC16F873/874/876/877-04 (Extended) PIC16F873/874/876/877-10 (Extended) (Continued)

| DC CHARACTERISTICS | | | Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ Operating voltage VDD range as described in DC specification (Section 15.1) | | | | |
|---|-------|----------------------------------|--|------|-----|-------|--|
| Param No. | Sym | Characteristic | Min | Тур† | Max | Units | Conditions |
| | Vol | Output Low Voltage | | | | | |
| D080A | | I/O ports | | — | 0.6 | V | IOL = 7.0 mA, VDD = 4.5V |
| D083A | | OSC2/CLKOUT (RC osc config) | — | — | 0.6 | V | IOL = 1.2 mA, VDD = 4.5V |
| | Voн | Output High Voltage | | | | | |
| D090A | | I/O ports ⁽³⁾ | VDD - 0.7 | _ | _ | V | Юн = -2.5 mA, VDD = 4.5V |
| D092A | | OSC2/CLKOUT (RC osc config) | Vdd - 0.7 | — | _ | V | IOH = -1.0 mA, VDD = 4.5V |
| D150* | Vod | Open Drain High Voltage | — | — | 8.5 | V | RA4 pin |
| Capacitive Loading Specs on Output Pins | | | | | | | |
| D100 | Cosc2 | OSC2 pin | _ | | 15 | pF | In XT, HS and LP modes when external clock is used to drive OSC1 |
| D101 | Сю | All I/O pins and OSC2 (RC mode) | | _ | 50 | pF | |
| D102 | Св | SCL, SDA (I ² C mode) | — | — | 400 | pF | |
| | | Data EEPROM Memory | | | | | |
| D120 | ED | Endurance | 100K | | _ | E/W | 25°C at 5V |
| D121 | Vdrw | VDD for read/write | VMIN | | 5.5 | V | Using EECON to read/write VMIN = min. operating voltage |
| D122 | TDEW | Erase/write cycle time | — | 4 | 8 | ms | |
| | | Program FLASH Memory | | | | | |
| D130 | Eр | Endurance | 1000 | | _ | E/W | 25°C at 5V |
| D131 | Vpr | VDD for read | VMIN | — | 5.5 | V | VMIN = min operating voltage |
| D132A | | VDD for erase/write | VMIN | | 5.5 | V | Using EECON to read/write, VMIN = min. operating voltage |
| D133 | TPEW | Erase/Write cycle time | — | 4 | 8 | ms | |

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16F87X be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.



FIGURE 16-9: AVERAGE FOSC vs. VDD FOR VARIOUS VALUES OF R









FIGURE 16-12: TYPICAL AND MAXIMUM △ITMR1 vs. VDD OVER TEMPERATURE (-10°C TO 70°C, TIMER1 WITH OSCILLATOR, XTAL=32 kHZ, C1 AND C2=50 pF)



| PWM Mode61 |
|--|
| Block Diagram61 |
| Duty Cycle61 |
| Example Frequencies/Resolutions (Table)62 |
| PWM Period61 |
| Special Event Trigger and A/D Conversions60 |
| CCP. See Capture/Compare/PWM |
| CCP1CON |
| CCP2CON |
| CCPR1H Register 15, 17, 57 |
| CCPR1L Register 17, 57 |
| CCPR2H Register |
| CCPR2L Register 15, 17 |
| CCPxM0 bit58 |
| CCPxM1 bit58 |
| CCPxM2 bit58 |
| CCPxM3 bit58 |
| CCPxX bit |
| CCPxY bit58 |
| CKE |
| CKP67 |
| Clock Polarity Select bit, CKP67 |
| Code Examples |
| Call of a Subroutine in Page 1 from Page 026 |
| EEPROM Data Read43 |
| EEPROM Data Write43 |
| FLASH Program Read44 |
| FLASH Program Write45 |
| Indirect Addressing27 |
| Initializing PORTA29 |
| Saving STATUS, W and PCLATH Registers |
| Code Protected Operation |
| Data EEPROM and FLASH Program Memory45 |
| Code Protection |
| Computed GOTO26 |
| Configuration Bits119 |
| Configuration Word120 |
| Conversion Considerations |
| |

D

| D/Ā | 66 |
|---|---------|
| Data EEPROM | 41 |
| Associated Registers | 46 |
| Code Protection | 45 |
| Reading | 43 |
| Special Functions Registers | 41 |
| Spurious Write Protection | 45 |
| Write Verify | 45 |
| Writing to | 43 |
| Data Memory | 12 |
| Bank Select (RP1:RP0 Bits) | 12, 18 |
| General Purpose Registers | 12 |
| Register File Map | 13, 14 |
| Special Function Registers | 15 |
| Data/Address bit, D/A | 66 |
| DC and AC Characteristics Graphs and Tables . | |
| DC Characteristics | |
| Commercial and Industrial | 152–156 |
| Extended | 157–160 |
| Development Support | 143 |
| Device Differences | 197 |
| Device Overview | 5 |
| Direct Addressing | 27 |
| | |

Е

| Electrical Characteristics | 149 |
|--|-----|
| Errata | 4 |
| External Clock Input (RA4/TUCKI). See Timeru | |
| External Interrupt Input (RB0/INT). See Interrupt Source | es |
| F | |
| Firmware Instructions | 135 |
| ELASH Program Memory | /1 |

| FLASH Program Memory | 41 |
|---|------------|
| Associated Registers | 46 |
| Code Protection | 45 |
| Configuration Bits and Read/Write State | 46 |
| Reading | 44 |
| Special Function Registers | 41 |
| Spurious Write Protection | 45 |
| Write Protection | 46 |
| Write Verify | 45 |
| Writing to | 44 |
| FSR Register15, | 16, 17, 27 |
| - | |

G

| General Call Address Sequence | 76 |
|-------------------------------|----|
| General Call Address Support | 76 |
| General Call Enable bit | 68 |

L

| - | |
|---|----------|
| I/O Ports | 29 |
| I ² C | 73 |
| I ² C Bus | |
| Connection Considerations | 94 |
| Sample Device Configuration | 94 |
| I ² C Master Mode Reception | 84 |
| I ² C Master Mode Repeated START Condition | 81 |
| I ² C Mode Selection | 73 |
| I ² C Module | |
| Acknowledge Sequence Timing | 86 |
| Addressing | 74 |
| Associated Registers | 77 |
| Baud Rate Generator | 79 |
| Block Diagram | 78 |
| BRG Block Diagram | 79 |
| BRG Reset due to SDA Collision | 91 |
| BRG Timing | 80 |
| Bus Arbitration | 89 |
| Asknowledge | 69 00 |
| Acknowledge | 69 02 |
| Repeated START Condition Timing | 92 |
| | 02 |
| (Case I) Repeated START Condition Timing | 92 |
| (Case2) | 92 |
| START Condition | 90 |
| START Condition Timing | 90.91 |
| STOP Condition | 93 |
| STOP Condition Timing (Case1) | 93 |
| STOP Condition Timing (Case2) | 93 |
| Transmit Timing | 89 |
| Bus Collision Timing | 89 |
| Clock Arbitration | 88 |
| Clock Arbitration Timing (Master Transmit) | 88 |
| Conditions to not give ACK Pulse | 74 |
| General Call Address Support | 76 |
| Master Mode | 78 |
| Master Mode 7-bit Reception Timing | 85 |
| Master Mode Block Diagram | 78 |

NOTES: