

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

| Product Status | Active |
|----------------------------|---|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 20MHz |
| Connectivity | I²C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 33 |
| Program Memory Size | 14KB (8K x 14) |
| Program Memory Type | FLASH |
| EEPROM Size | 256 x 8 |
| RAM Size | 368 x 8 |
| Voltage - Supply (Vcc/Vdd) | 4V ~ 5.5V |
| Data Converters | A/D 8x10b |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-TQFP |
| Supplier Device Package | 44-TQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16f877t-20i-pt |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| TABLE 1-2: PIC16F874 AND PIC16F877 PINOUT DESCRIPTION |
|---|
|---|

| Pin Name | DIP Pin# | PLCC Pin# | QFP Pin# | I/O/P Type | Buffer Type | Description |
|-------------------|----------------|-------------------|-------------|----------------------|------------------------|---|
| OSC1/CLKIN | 13 | 14 | 30 | I | ST/CMOS ⁽⁴⁾ | Oscillator crystal input/external clock source input. |
| OSC2/CLKOUT | 14 | 15 | 31 | 0 | — | Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate. |
| MCLR/Vpp | 1 | 2 | 18 | I/P | ST | Master Clear (Reset) input or programming voltage input. This pin is an active low RESET to the device. |
| | | | | | | PORTA is a bi-directional I/O port. |
| RA0/AN0 | 2 | 3 | 19 | I/O | TTL | RA0 can also be analog input0. |
| RA1/AN1 | 3 | 4 | 20 | I/O | TTL | RA1 can also be analog input1. |
| RA2/AN2/VREF- | 4 | 5 | 21 | I/O | TTL | RA2 can also be analog input2 or negative analog reference voltage. |
| RA3/AN3/VREF+ | 5 | 6 | 22 | I/O | TTL | RA3 can also be analog input3 or positive analog reference voltage. |
| RA4/T0CKI | 6 | 7 | 23 | I/O | ST | RA4 can also be the clock input to the Timer0 timer/ counter. Output is open drain type. |
| RA5/SS/AN4 | 7 | 8 | 24 | I/O | TTL | RA5 can also be analog input4 or the slave select for the synchronous serial port. |
| | | | | | | PORTB is a bi-directional I/O port. PORTB can be soft- ware programmed for internal weak pull-up on all inputs. |
| RB0/INT | 33 | 36 | 8 | I/O | TTL/ST ⁽¹⁾ | RB0 can also be the external interrupt pin. |
| RB1 | 34 | 37 | 9 | I/O | TTL | |
| RB2 | 35 | 38 | 10 | I/O | TTL | |
| RB3/PGM | 36 | 39 | 11 | I/O | TTL | RB3 can also be the low voltage programming input. |
| RB4 | 37 | 41 | 14 | I/O | TTL | Interrupt-on-change pin. |
| RB5 | 38 | 42 | 15 | I/O | TTL | Interrupt-on-change pin. |
| RB6/PGC | 39 | 43 | 16 | I/O | TTL/ST ⁽²⁾ | Interrupt-on-change pin or In-Circuit Debugger pin. Serial programming clock. |
| RB7/PGD | 40 | 44 | 17 | I/O | TTL/ST ⁽²⁾ | Interrupt-on-change pin or In-Circuit Debugger pin. Serial programming data. |
| Legend: I = input | 0 = 0 — = N | utput lot used | | I/O = inp TTL = T | out/output TL input | P = power ST = Schmitt Trigger input |

Note 1: This buffer is a Schmitt Trigger input when configured as an external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).

4: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

| FI | GU | IRF | 2-3 | - |
|----|----|-----|----------|---|
| | | | <u> </u> | |

PIC16F877/876 REGISTER FILE MAP

| Indirect addr.(*) | 00h | Indirect addr.(*) | 80h | Indirect addr.(*) | 100h | Indirect addr.(*) | 18 |
|--------------------------------|------------|--|------------|--|--------------|--|-----------------|
| TMR0 | 01h | OPTION_REG | 81h | TMR0 | 101h | OPTION_REG | 18 |
| PCL | 02h | PCL | 82h | PCL | 102h | PCL | 182 |
| STATUS | 03h | STATUS | 83h | STATUS | 103h | STATUS | 183 |
| FSR | 04h | FSR | 84h | FSR | 104h | FSR | 184 |
| PORTA | 05h | TRISA | 85h | | 105h | | 18 |
| PORTB | 06h | TRISB | 86h | PORTB | 106h | TRISB | 186 |
| PORTC | 07h | TRISC | 87h | | 107h | | 187 |
| PORTD ⁽¹⁾ | 08h | TRISD ⁽¹⁾ | 88h | | 108h | | 188 |
| PORTE ⁽¹⁾ | 09h | TRISE ⁽¹⁾ | 89h | | 109h | | 189 |
| PCLATH | 0Ah | PCLATH | 8Ah | PCLATH | 10Ah | PCLATH | 18/ |
| INTCON | 0Bh | INTCON | 8Bh | INTCON | 10Bh | INTCON | 18 |
| PIR1 | 0Ch | PIE1 | 8Ch | EEDATA | 10Ch | EECON1 | 180 |
| PIR2 | 0Dh | PIE2 | 8Dh | EEADR | 10Dh | EECON2 | 181 |
| TMR1L | 0Eh | PCON | 8Eh | EEDATH | 10Eh | Reserved ⁽²⁾ | 18 |
| TMR1H | 0Fh | | 8Fh | EEADRH | 10Fh | Reserved ⁽²⁾ | 18 |
| T1CON | 10h | | 90h | | 110h | | 190 |
| TMR2 | 11h | SSPCON2 | 91h | | 111h | | 19 [.] |
| T2CON | 12h | PR2 | 92h | | 112h | | 192 |
| SSPBUF | 13h | SSPADD | 93h | | 113h | | 193 |
| SSPCON | 14h | SSPSTAT | 94h | | 114h | | 194 |
| CCPR1L | 15h | | 95h | | 115h | | 19 |
| CCPR1H | 16h | | 96h | | 116h | | 196 |
| CCP1CON | 17h | | 97h | General | 117h | General | 197 |
| RCSTA | 18h | TXSTA | 98h | Purpose Register | 118h | Purpose Register | 198 |
| TXREG | 19h | SPBRG | 99h | 16 Bytes | 119h | 16 Bytes | 199 |
| RCREG | 1Ah | | 9Ah | - | 11Ah | | 19/ |
| CCPR2L | 1Bh | | 9Bh | | 11Bh | | 198 |
| CCPR2H | 1Ch | | 9Ch | | 11Ch | | 190 |
| CCP2CON | 1Dh | | 9Dh | | 11Dh | | 19[|
| ADRESH | 1Eh | ADRESL | 9Eh | | 11Eh | | 19 |
| ADCON0 | 1Fh | ADCON1 | 9Fh | | 11Fh | | 191 |
| | 20h | | A0h | | 120h | | 1A |
| General Purpose Register | | General Purpose Register 80 Bytes | | General Purpose Register 80 Bytes | | General Purpose Register 80 Bytes | |
| 96 Bytes | | UU Dyico | EFh | 00 Dytos | 16Fh | 00 Dyi00 | 1EI |
| | 7Fh | accesses 70h-7Fh | F0h FFh | accesses 70h-7Fh | 170h 17Fh | accesses 70h - 7Fh | 1F(1Fl |
| Bank 0 | | Bank 1 | FFII | Bank 2 | /. !! | Bank 3 | 11.1 |
| 1 1 m 1 m m 1 | بارار منعم | a memory location | a | | | | |

2: These registers are reserved, maintain these registers clear.

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 2-1. The Special Function Registers can be classified into two sets: core (CPU) and peripheral. Those registers associated with the core functions are described in detail in this section. Those related to the operation of the peripheral features are described in detail in the peripheral features section.

 TABLE 2-1:
 SPECIAL FUNCTION REGISTER SUMMARY

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Details on page: |
|----------------------|---------|----------------------|--|---------------|----------------|----------------|--------------|----------------|----------|--------------------------|------------------------|
| Bank 0 | | | | | | | | | | | |
| 00h ⁽³⁾ | INDF | Addressing | g this locatio | n uses conte | ents of FSR to | address dat | a memory (no | t a physical r | egister) | 0000 0000 | 27 |
| 01h | TMR0 | Timer0 Mc | dule Registe | er | | | | | | xxxx xxxx | 47 |
| 02h ⁽³⁾ | PCL | Program C | Counter (PC) | Least Signif | icant Byte | | | | | 0000 0000 | 26 |
| 03h ⁽³⁾ | STATUS | IRP | RP1 | RP0 | TO | PD | Z | DC | С | 0001 1xxx | 18 |
| 04h ⁽³⁾ | FSR | Indirect Da | ata Memory / | Address Poir | nter | | | | | xxxx xxxx | 27 |
| 05h | PORTA | _ | _ | PORTA Da | ta Latch whei | n written: POI | RTA pins whe | n read | | 0x 0000 | 29 |
| 06h | PORTB | PORTB Da | ata Latch wh | en written: P | ORTB pins w | /hen read | | | | xxxx xxxx | 31 |
| 07h | PORTC | PORTC D | ata Latch wh | en written: F | ORTC pins v | vhen read | | | | xxxx xxxx | 33 |
| 08h ⁽⁴⁾ | PORTD | PORTD D | ata Latch wh | en written: F | ORTD pins v | vhen read | | | | xxxx xxxx | 35 |
| 09h ⁽⁴⁾ | PORTE | _ | _ | _ | _ | _ | RE2 | RE1 | RE0 | xxx | 36 |
| 0Ah ^(1,3) | PCLATH | _ | — — — Write Buffer for the upper 5 bits of the Program Counter | | | | | | | | 26 |
| 0Bh ⁽³⁾ | INTCON | GIE | PEIE | T0IE | INTE | RBIE | T0IF | INTF | RBIF | 0000 000x | 20 |
| 0Ch | PIR1 | PSPIF ⁽³⁾ | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 0000 0000 | 22 |
| 0Dh | PIR2 | — | (5) | _ | EEIF | BCLIF | — | | CCP2IF | -r-0 00 | 24 |
| 0Eh | TMR1L | Holding re | gister for the | Least Signif | ficant Byte of | the 16-bit TM | IR1 Register | | | xxxx xxxx | 52 |
| 0Fh | TMR1H | Holding re | gister for the | Most Signifi | cant Byte of t | the 16-bit TM | R1 Register | | | xxxx xxxx | 52 |
| 10h | T1CON | _ | _ | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR10N | 00 0000 | 51 |
| 11h | TMR2 | Timer2 Mo | dule Registe | er | | | | | | 0000 0000 | 55 |
| 12h | T2CON | _ | TOUTPS3 | TOUTPS2 | TOUTPS1 | TOUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 | -000 0000 | 55 |
| 13h | SSPBUF | Synchrono | ous Serial Po | rt Receive B | uffer/Transm | it Register | | | | xxxx xxxx | 70, 73 |
| 14h | SSPCON | WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 | 0000 0000 | 67 |
| 15h | CCPR1L | Capture/C | ompare/PWI | M Register1 | (LSB) | | | | | XXXX XXXX | 57 |
| 16h | CCPR1H | Capture/C | ompare/PWI | M Register1 | (MSB) | | | | | XXXX XXXX | 57 |
| 17h | CCP1CON | _ | _ | CCP1X | CCP1Y | CCP1M3 | CCP1M2 | CCP1M1 | CCP1M0 | 00 0000 | 58 |
| 18h | RCSTA | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 0000 000x | 96 |
| 19h | TXREG | USART Tr | ansmit Data | Register | | | | | | 0000 0000 | 99 |
| 1Ah | RCREG | USART Re | eceive Data I | Register | | | | | | 0000 0000 | 101 |
| 1Bh | CCPR2L | Capture/C | ompare/PWI | V Register2 | (LSB) | | | | | xxxx xxxx | 57 |
| 1Ch | CCPR2H | Capture/C | ompare/PWI | M Register2 | (MSB) | | | | | xxxx xxxx | 57 |
| 1Dh | CCP2CON | _ | _ | CCP2X | CCP2Y | CCP2M3 | CCP2M2 | CCP2M1 | CCP2M0 | 00 0000 | 58 |
| 1Eh | ADRESH | A/D Result | t Register Hi | gh Byte | | | | | | xxxx xxxx | 116 |
| 1Fh | ADCON0 | ADCS1 | ADCS0 | CHS2 | CHS1 | CHS0 | GO/DONE | _ | ADON | 0000 00-0 | 111 |

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved.

Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

2: Bits PSPIE and PSPIF are reserved on PIC16F873/876 devices; always maintain these bits clear.

3: These registers can be addressed from any bank.

4: PORTD, PORTE, TRISD, and TRISE are not physically implemented on PIC16F873/876 devices; read as '0'.

5: PIR2<6> and PIE2<6> are reserved on these devices; always maintain these bits clear.

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Details on page: |
|----------------------|------------|----------------------|--|----------------------------|----------------|-------------|--------------|--------------|----------|--------------------------|------------------------|
| Bank 1 | | | | | | | | | | | |
| 80h ⁽³⁾ | INDF | Addressing | g this location | n uses conte | ents of FSR to | address dat | a memory (no | a physical r | egister) | 0000 0000 | 27 |
| 81h | OPTION_REG | RBPU | INTEDG | TOCS | T0SE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 19 |
| 82h ⁽³⁾ | PCL | Program C | Counter (PC) | Least Signif | icant Byte | | | | | 0000 0000 | 26 |
| 83h ⁽³⁾ | STATUS | IRP | RP1 | RP0 | TO | PD | Z | DC | С | 0001 1xxx | 18 |
| 84h ⁽³⁾ | FSR | Indirect Da | ata Memory A | Address Poir | nter | | | | | xxxx xxxx | 27 |
| 85h | TRISA | _ | | PORTA Da | ta Direction R | egister | | | | 11 1111 | 29 |
| 86h | TRISB | PORTB Da | ata Direction | Register | | | | | | 1111 1111 | 31 |
| 87h | TRISC | PORTC D | ata Direction | Register | | | | | | 1111 1111 | 33 |
| 88h ⁽⁴⁾ | TRISD | PORTD D | ata Direction | Register | | | | | | 1111 1111 | 35 |
| 89h ⁽⁴⁾ | TRISE | IBF | OBF | IBOV | PSPMODE | | PORTE Data | Direction Bi | its | 0000 -111 | 37 |
| 8Ah ^(1,3) | PCLATH | _ | Write Buffer for the upper 5 bits of the Program Counter | | | | | | | 0 0000 | 26 |
| 8Bh ⁽³⁾ | INTCON | GIE | PEIE | TOIE | INTE | RBIE | T0IF | INTF | RBIF | 0000 000x | 20 |
| 8Ch | PIE1 | PSPIE ⁽²⁾ | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 0000 0000 | 21 |
| 8Dh | PIE2 | _ | (5) | | EEIE | BCLIE | _ | | CCP2IE | -r-0 00 | 23 |
| 8Eh | PCON | _ | _ | | - | | - | POR | BOR | dd | 25 |
| 8Fh | — | Unimplem | ented | | | | | | | _ | — |
| 90h | — | Unimplem | ented | | | | | | | _ | _ |
| 91h | SSPCON2 | GCEN | ACKSTAT | ACKDT | ACKEN | RCEN | PEN | RSEN | SEN | 0000 0000 | 68 |
| 92h | PR2 | Timer2 Pe | riod Register | r | | | | | | 1111 1111 | 55 |
| 93h | SSPADD | Synchrono | ous Serial Po | ort (I ² C mode |) Address Re | gister | | | | 0000 0000 | 73, 74 |
| 94h | SSPSTAT | SMP | CKE | D/A | Р | S | R/W | UA | BF | 0000 0000 | 66 |
| 95h | — | Unimplem | ented | | | | | | | _ | _ |
| 96h | — | Unimplem | ented | | | | | | | _ | _ |
| 97h | — | Unimplem | ented | | | | | | | _ | _ |
| 98h | TXSTA | CSRC | TX9 | TXEN | SYNC | _ | BRGH | TRMT | TX9D | 0000 -010 | 95 |
| 99h | SPBRG | Baud Rate | e Generator F | Register | | | | | | 0000 0000 | 97 |
| 9Ah | — | Unimplem | ented | | | | | | | _ | _ |
| 9Bh | — | Unimplem | ented | | | | | | | _ | _ |
| 9Ch | — | Unimplem | ented | | | | | | | _ | _ |
| 9Dh | — | Unimplem | ented | | | | | | | _ | _ |
| 9Eh | ADRESL | A/D Result | t Register Lo | w Byte | | | | | | xxxx xxxx | 116 |
| 9Fh | ADCON1 | ADFM | _ | _ | — | PCFG3 | PCFG2 | PCFG1 | PCFG0 | 0 0000 | 112 |

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.
Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.
2: Bits PSPIE and PSPIF are reserved on PIC16F873/876 devices; always maintain these bits clear.
3: These registers can be addressed from any bank.
4: PORTD, PORTE, TRISD, and TRISE are not physically implemented on PIC16F873/876 devices; read as '0'.
5: PIR2<6> and PIE2<6> are reserved on these devices; always maintain these bits clear.

| TABLE 5-1: | REGISTERS ASSOCIATED WITH TIMER0 |
|------------|---|
|------------|---|

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Value on all other RESETS |
|-----------------------|------------|--------|--------------------------|-------|-------|-------|-------|-------|-------|--------------------------|---------------------------------|
| 01h,101h | TMR0 | Timer0 | limer0 Module's Register | | | | | | | | uuuu uuuu |
| 0Bh,8Bh, 10Bh,18Bh | INTCON | GIE | PEIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF | 0000 000x | 0000 000u |
| 81h,181h | OPTION_REG | RBPU | INTEDG | T0CS | T0SE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 1111 1111 |

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

6.1 Timer1 Operation in Timer Mode

Timer mode is selected by clearing the TMR1CS (T1CON<1>) bit. In this mode, the input clock to the timer is FOSC/4. The synchronize control bit T1SYNC (T1CON<2>) has no effect, since the internal clock is always in sync.

6.2 Timer1 Counter Operation

Timer1 may operate in either a Synchronous, or an Asynchronous mode, depending on the setting of the TMR1CS bit.

When Timer1 is being incremented via an external source, increments occur on a rising edge. After Timer1 is enabled in Counter mode, the module must first have a falling edge before the counter begins to increment.

FIGURE 6-1: TIMER1 INCREMENTING EDGE

6.3 Timer1 Operation in Synchronized Counter Mode

Counter mode is selected by setting bit TMR1CS. In this mode, the timer increments on every rising edge of clock input on pin RC1/T1OSI/CCP2, when bit T1OSCEN is set, or on pin RC0/T1OSO/T1CKI, when bit T1OSCEN is cleared.

If $\overline{\text{T1SYNC}}$ is cleared, then the external clock input is synchronized with internal phase clocks. The synchronization is done after the prescaler stage. The prescaler stage is an asynchronous ripple-counter.

In this configuration, during SLEEP mode, Timer1 will not increment even if the external clock is present, since the synchronization circuit is shut-off. The prescaler, however, will continue to increment.




FIGURE 6-2: TIMER1 BLOCK DIAGRAM

PIC16F87X

8.3.3 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- 3. Make the CCP1 pin an output by clearing the TRISC<2> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

TABLE 8-3: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 20 MHz

| PWM Frequency | 1.22 kHz | 4.88 kHz | 19.53 kHz | 78.12kHz | 156.3 kHz | 208.3 kHz |
|----------------------------|----------|----------|-----------|----------|-----------|-----------|
| Timer Prescaler (1, 4, 16) | 16 | 4 | 1 | 1 | 1 | 1 |
| PR2 Value | 0xFFh | 0xFFh | 0xFFh | 0x3Fh | 0x1Fh | 0x17h |
| Maximum Resolution (bits) | 10 | 10 | 10 | 8 | 7 | 5.5 |

TABLE 8-4: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, AND TIMER1

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Value on all other RESETS |
|------------------------|---------|----------------------|-------------|--------------|---------------|---------------|------------|----------|--------|--------------------------|---------------------------------|
| 0Bh,8Bh, 10Bh, 18Bh | INTCON | GIE | PEIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF | 0000 000x | 0000 000u |
| 0Ch | PIR1 | PSPIF ⁽¹⁾ | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 0000 0000 | 0000 0000 |
| 0Dh | PIR2 | — | _ | _ | _ | — | — | _ | CCP2IF | 0 | 0 |
| 8Ch | PIE1 | PSPIE ⁽¹⁾ | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 0000 0000 | 0000 0000 |
| 8Dh | PIE2 | — | _ | CCP2IE | 0 | 0 | | | | | |
| 87h | TRISC | PORTC D | ata Direct | tion Registe | er | | | | | 1111 1111 | 1111 1111 |
| 0Eh | TMR1L | Holding R | egister for | r the Least | Significant E | Byte of the 1 | 6-bit TMR1 | Register | | xxxx xxxx | uuuu uuuu |
| 0Fh | TMR1H | Holding R | egister for | r the Most S | Significant B | yte of the 16 | 6-bit TMR1 | Register | | xxxx xxxx | uuuu uuuu |
| 10h | T1CON | — | — | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR10N | 00 0000 | uu uuuu |
| 15h | CCPR1L | Capture/C | ompare/F | WM Regist | ter1 (LSB) | | | | | XXXX XXXX | uuuu uuuu |
| 16h | CCPR1H | Capture/C | ompare/F | WM Regist | ter1 (MSB) | | | | | xxxx xxxx | uuuu uuuu |
| 17h | CCP1CON | — | — | CCP1X | CCP1Y | CCP1M3 | CCP1M2 | CCP1M1 | CCP1M0 | 00 0000 | 00 0000 |
| 1Bh | CCPR2L | Capture/C | ompare/F | - | xxxx xxxx | uuuu uuuu | | | | | |
| 1Ch | CCPR2H | Capture/C | ompare/F | | xxxx xxxx | uuuu uuuu | | | | | |
| 1Dh | CCP2CON | — | — | CCP2X | CCP2Y | CCP2M3 | CCP2M2 | CCP2M1 | CCP2M0 | 00 0000 | 00 0000 |

 $\label{eq:legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by Capture and Timer1.$

Note 1: The PSP is not implemented on the PIC16F873/876; always maintain these bits clear.

9.1.1 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2, Figure 9-5) is to broad-cast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI module is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "line activity monitor".

The clock polarity is selected by appropriately programming bit CKP (SSPCON<4>). This then, would give waveforms for SPI communication as shown in Figure 9-6, Figure 9-8 and Figure 9-9, where the MSb is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum bit clock frequency (at 20 MHz) of 5.0 MHz.

Figure 9-6 shows the waveforms for Master mode. When CKE = 1, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.




FIGURE 9-2: SPI MODE TIMING, MASTER MODE

9.3 Connection Considerations for I²C Bus

For standard-mode $I^{2}C$ bus devices, the values of resistors R_{p} and R_{s} in Figure 9-27 depend on the following parameters:

- Supply voltage
- Bus capacitance
- Number of connected devices (input current + leakage current)

The supply voltage limits the minimum value of resistor R_{p} , due to the specified minimum sink current of 3 mA at VOL max = 0.4V, for the specified output stages. For

example, with a supply voltage of VDD = $5V\pm10\%$ and VOL max = 0.4V at 3 mA, R_p min = $(5.5-0.4)/0.003 = 1.7 \text{ k}\Omega$. VDD as a function of R_p is shown in Figure 9-27. The desired noise margin of 0.1VDD for the low level limits the maximum value of R_s . Series resistors are optional and used to improve ESD susceptibility.

The bus capacitance is the total capacitance of wire, connections, and pins. This capacitance limits the maximum value of R_p due to the specified rise time (Figure 9-27).

The SMP bit is the slew rate control enabled bit. This bit is in the SSPSTAT register, and controls the slew rate of the I/O pins when in I^2C mode (master or slave).






TABLE 10-3: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0)

| BAUD | F | osc = 20 M | IHz | F | osc = 16 N | IHz | F | Fosc = 10 MHz | | | |
|-------------|---------|------------|-----------------------------|---------|------------|-----------------------------|---------|---------------|-----------------------------|--|--|
| RATE (K) | KBAUD | % ERROR | SPBRG value (decimal) | KBAUD | % ERROR | SPBRG value (decimal) | KBAUD | % ERROR | SPBRG value (decimal) | | |
| 0.3 | - | - | - | - | - | - | - | - | - | | |
| 1.2 | 1.221 | 1.75 | 255 | 1.202 | 0.17 | 207 | 1.202 | 0.17 | 129 | | |
| 2.4 | 2.404 | 0.17 | 129 | 2.404 | 0.17 | 103 | 2.404 | 0.17 | 64 | | |
| 9.6 | 9.766 | 1.73 | 31 | 9.615 | 0.16 | 25 | 9.766 | 1.73 | 15 | | |
| 19.2 | 19.531 | 1.72 | 15 | 19.231 | 0.16 | 12 | 19.531 | 1.72 | 7 | | |
| 28.8 | 31.250 | 8.51 | 9 | 27.778 | 3.55 | 8 | 31.250 | 8.51 | 4 | | |
| 33.6 | 34.722 | 3.34 | 8 | 35.714 | 6.29 | 6 | 31.250 | 6.99 | 4 | | |
| 57.6 | 62.500 | 8.51 | 4 | 62.500 | 8.51 | 3 | 52.083 | 9.58 | 2 | | |
| HIGH | 1.221 | - | 255 | 0.977 | - | 255 | 0.610 | - | 255 | | |
| LOW | 312.500 | - | 0 | 250.000 | - | 0 | 156.250 | - | 0 | | |

| DAUD | | Fosc = 4 M | Hz | Fosc = 3.6864 MHz | | | | |
|---------------------|--------|------------|-----------------------------|-------------------|------------|-----------------------------|--|--|
| BAUD RATE (K) | KBAUD | % ERROR | SPBRG value (decimal) | KBAUD | % ERROR | SPBRG value (decimal) | | |
| 0.3 | 0.300 | 0 | 207 | 0.3 | 0 | 191 | | |
| 1.2 | 1.202 | 0.17 | 51 | 1.2 | 0 | 47 | | |
| 2.4 | 2.404 | 0.17 | 25 | 2.4 | 0 | 23 | | |
| 9.6 | 8.929 | 6.99 | 6 | 9.6 | 0 | 5 | | |
| 19.2 | 20.833 | 8.51 | 2 | 19.2 | 0 | 2 | | |
| 28.8 | 31.250 | 8.51 | 1 | 28.8 | 0 | 1 | | |
| 33.6 | - | - | - | - | - | - | | |
| 57.6 | 62.500 | 8.51 | 0 | 57.6 | 0 | 0 | | |
| HIGH | 0.244 | - | 255 | 0.225 | - | 255 | | |
| LOW | 62.500 | - | 0 | 57.6 | - | 0 | | |

TABLE 10-4: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 1)

| BAUD | Fosc = 20 MHz | | | F | osc = 16 M | Hz | Fosc = 10 MHz | | | |
|-------------|---------------|------------|-----------------------------|--------------------------------|------------|-------|---------------|-----------------------------|-----|--|
| RATE (K) | KBAUD | % ERROR | SPBRG value (decimal) | SPBRG KBAUD ERROR (decimal) | | KBAUD | % ERROR | SPBRG value (decimal) | | |
| 0.3 | - | - | - | - | - | - | - | - | - | |
| 1.2 | - | - | - | - | - | - | - | - | - | |
| 2.4 | - | - | - | - | - | - | 2.441 | 1.71 | 255 | |
| 9.6 | 9.615 | 0.16 | 129 | 9.615 | 0.16 | 103 | 9.615 | 0.16 | 64 | |
| 19.2 | 19.231 | 0.16 | 64 | 19.231 | 0.16 | 51 | 19.531 | 1.72 | 31 | |
| 28.8 | 29.070 | 0.94 | 42 | 29.412 | 2.13 | 33 | 28.409 | 1.36 | 21 | |
| 33.6 | 33.784 | 0.55 | 36 | 33.333 | 0.79 | 29 | 32.895 | 2.10 | 18 | |
| 57.6 | 59.524 | 3.34 | 20 | 58.824 | 2.13 | 16 | 56.818 | 1.36 | 10 | |
| HIGH | 4.883 | - | 255 | 3.906 | - | 255 | 2.441 | - | 255 | |
| LOW | 1250.000 | - | 0 | 1000.000 | | 0 | 625.000 | - | 0 | |

| BAUD | Fosc = 4 MHz Fosc = 3.6864 MHz | | | | | |
|-------------|--------------------------------|------------|-----------------------------|-------|------------|-----------------------------|
| RATE (K) | KBAUD | % ERROR | SPBRG value (decimal) | KBAUD | % ERROR | SPBRG value (decimal) |
| 0.3 | - | - | - | - | - | - |
| 1.2 | 1.202 | 0.17 | 207 | 1.2 | 0 | 191 |
| 2.4 | 2.404 | 0.17 | 103 | 2.4 | 0 | 95 |
| 9.6 | 9.615 | 0.16 | 25 | 9.6 | 0 | 23 |
| 19.2 | 19.231 | 0.16 | 12 | 19.2 | 0 | 11 |
| 28.8 | 27.798 | 3.55 | 8 | 28.8 | 0 | 7 |
| 33.6 | 35.714 | 6.29 | 6 | 32.9 | 2.04 | 6 |
| 57.6 | 62.500 | 8.51 | 3 | 57.6 | 0 | 3 |
| HIGH | 0.977 | - | 255 | 0.9 | - | 255 |
| LOW | 250.000 | - | 0 | 230.4 | - | 0 |

When setting up an Asynchronous Transmission, follow these steps:

- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH (Section 10.1).
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set transmit bit TX9.

- 5. Enable the transmission by setting bit TXEN, which will also set bit TXIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Load data to the TXREG register (starts transmission).
- 8. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.

FIGURE 10-2: ASYNCHRONOUS MASTER TRANSMISSION




FIGURE 10-3: ASYNCHRONOUS MASTER TRANSMISSION (BACK TO BACK)




TABLE 10-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Value on all other RESETS |
|------------------------|--------|----------------------|----------------------------|--------|-------|-------|--------|--------|--------|--------------------------|---------------------------------|
| 0Bh, 8Bh, 10Bh,18Bh | INTCON | GIE | PEIE | TOIE | INTE | RBIE | T0IF | INTF | R0IF | 0000 000x | 0000 000u |
| 0Ch | PIR1 | PSPIF ⁽¹⁾ | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 0000 0000 | 0000 0000 |
| 18h | RCSTA | SPEN | RX9 | SREN | CREN | _ | FERR | OERR | RX9D | 0000 -00x | 0000 -00x |
| 19h | TXREG | USART Tra | insmit Re | gister | | | | | | 0000 0000 | 0000 0000 |
| 8Ch | PIE1 | PSPIE ⁽¹⁾ | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 0000 0000 | 0000 0000 |
| 98h | TXSTA | CSRC | TX9 | TXEN | SYNC | _ | BRGH | TRMT | TX9D | 0000 -010 | 0000 -010 |
| 99h | SPBRG | Baud Rate | ud Rate Generator Register | | | | | | | 0000 0000 | 0000 0000 |

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission. **Note 1:** Bits PSPIE and PSPIF are reserved on the PIC16F873/876; always maintain these bits clear.

11.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires a minimum 12TAD per 10-bit conversion. The source of the A/D conversion clock is software selected. The four possible options for TAD are:

- 2Tosc
- 8Tosc
- 32Tosc
- Internal A/D module RC oscillator (2-6 μs)

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time of 1.6 $\mu s.$

Table 11-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

TABLE 11-1: TAD VS. MAXIMUM DEVICE OPERATING FREQUENCIES (STANDARD DEVICES (C))

| AD Clock | AD Clock Source (TAD) | | | | |
|-------------------------|-----------------------|----------|--|--|--|
| Operation | ADCS1:ADCS0 | Max. | | | |
| 2Tosc | 0 0 | 1.25 MHz | | | |
| 8Tosc | 01 | 5 MHz | | | |
| 32Tosc | 10 | 20 MHz | | | |
| RC ^(1, 2, 3) | 11 | (Note 1) | | | |

Note 1: The RC source has a typical TAD time of 4 μ s, but can vary between 2-6 μ s.

2: When the device frequencies are greater than 1 MHz, the RC A/D conversion clock source is only recommended for SLEEP operation.

3: For extended voltage devices (LC), please refer to the Electrical Characteristics (Sections 15.1 and 15.2).

11.3 Configuring Analog Port Pins

The ADCON1 and TRIS registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS2:CHS0 bits and the TRIS bits.

| Note | 1: When reading the port register, any pin |
|------|--|
| | configured as an analog input channel will |
| | read as cleared (a low level). Pins config- |
| | ured as digital inputs will convert an ana- |
| | log input. Analog levels on a digitally |
| | configured input will not affect the conver- |
| | sion accuracy. |

2: Analog levels on any pin that is defined as a digital input (including the AN7:AN0 pins), may cause the input buffer to consume current that is out of the device specifications.

PIC16F87X

NOTES:

12.13 Power-down Mode (SLEEP)

Power-down mode is entered by executing a $\ensuremath{\mathtt{SLEEP}}$ instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the PD bit (STATUS<3>) is cleared, the TO (STATUS<4>) bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD or VSS, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D and disable external clocks. Pull all I/O pins that are hi-impedance inputs, high or low externally, to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSS for lowest current consumption. The contribution from on-chip pull-ups on PORTB should also be considered.

The MCLR pin must be at a logic high level (VIHMC).

12.13.1 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

- 1. External RESET input on MCLR pin.
- 2. Watchdog Timer Wake-up (if WDT was enabled).
- 3. Interrupt from INT pin, RB port change or peripheral interrupt.

External MCLR Reset will cause a device RESET. All other events are considered a continuation of program execution and cause a "wake-up". The TO and PD bits in the STATUS register can be used to determine the cause of device RESET. The PD bit, which is set on power-up, is cleared when SLEEP is invoked. The TO bit is cleared if a WDT time-out occurred and caused wake-up.

The following peripheral interrupts can wake the device from SLEEP:

- 1. PSP read or write (PIC16F874/877 only).
- 2. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 3. CCP Capture mode interrupt.
- 4. Special event trigger (Timer1 in Asynchronous mode using an external clock).
- 5. SSP (START/STOP) bit detect interrupt.
- SSP transmit or receive in Slave mode (SPI/I²C).
- 7. USART RX or TX (Synchronous Slave mode).
- 8. A/D conversion (when A/D clock source is RC).
- 9. EEPROM write operation completion

Other peripherals cannot generate interrupts since during SLEEP, no on-chip clocks are present. When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

12.13.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bits will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake-up from SLEEP. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

14.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB[®] IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C17 and MPLAB C18 C Compilers
 - MPLINK™ Object Linker/
 - MPLIB[™] Object Librarian
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
- ICEPIC[™] In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD for PIC16F87X
- Device Programmers
 - PRO MATE[®] II Universal Device Programmer
- PICSTART[®] Plus Entry-Level Development Programmer
- Low Cost Demonstration Boards
 - PICDEM[™]1 Demonstration Board
 - PICDEM 2 Demonstration Board
 - PICDEM 3 Demonstration Board
 - PICDEM 17 Demonstration Board
 - KEELOQ[®] Demonstration Board

14.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8-bit microcontroller market. The MPLAB IDE is a Windows[®]-based application that contains:

- · An interface to debugging tools
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
 - in-circuit debugger (sold separately)
- A full-featured editor
- · A project manager
- Customizable toolbar and key mapping
- A status bar
- On-line help

The MPLAB IDE allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- Debug using:
 - source files
 - absolute listing file
 - machine code

The ability to use MPLAB IDE with multiple debugging tools allows users to easily switch from the cost-effective simulator to a full-featured emulator with minimal retraining.

14.2 MPASM Assembler

The MPASM assembler is a full-featured universal macro assembler for all $\text{PIC}^{\textcircled{R}}$ MCUs.

The MPASM assembler has a command line interface and a Windows shell. It can be used as a stand-alone application on a Windows 3.x or greater system, or it can be used through MPLAB IDE. The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, an absolute LST file that contains source lines and generated machine code, and a COD file for debugging.


The MPASM assembler features include:

- Integration into MPLAB IDE projects.
- User-defined macros to streamline assembly code.
- Conditional assembly for multi-purpose source files.
- Directives that allow complete control over the assembly process.

14.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI 'C' compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers, respectively. These compilers provide powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compilers provide symbol information that is compatible with the MPLAB IDE memory display.



| TABLE 15-2: | CLKOUT AND I/O TIMING REQUIREMENTS |
|-------------|------------------------------------|
|-------------|------------------------------------|

| Param No. | Symbol | Charac | Min | Тур† | Мах | Units | Conditions | |
|--------------|--------------|--|---------------------|------|-----|-------------|------------|----------|
| 10* | TosH2ckL | OSC1 \uparrow to CLKOUT \downarrow | — | 75 | 200 | ns | (Note 1) | |
| 11* | TosH2ck H | OSC1↑ to CLKOUT↑ | - | 75 | 200 | ns | (Note 1) | |
| 12* | TckR | CLKOUT rise time | | — | 35 | 100 | ns | (Note 1) |
| 13* | TckF | CLKOUT fall time | | — | 35 | 100 | ns | (Note 1) |
| 14* | TckL2ioV | CLKOUT \downarrow to Port out vali | d | — | _ | 0.5TCY + 20 | ns | (Note 1) |
| 15* | TioV2ckH | Port in valid before CLKO | Tosc + 200 | _ | — | ns | (Note 1) | |
| 16* | TckH2iol | Port in hold after CLKOUT | 0 | _ | — | ns | (Note 1) | |
| 17* | TosH2ioV | OSC1↑ (Q1 cycle) to Port out valid | | | 100 | 255 | ns | |
| 18* | TosH2iol | OSC1↑ (Q2 cycle) to | Standard (F) | 100 | _ | — | ns | |
| | | Port input invalid (I/O in hold time) | Extended (LF) | 200 | _ | — | ns | |
| 19* | TioV2osH | Port input valid to OSC1 [↑] | (I/O in setup time) | 0 | — | — | ns | |
| 20* | TioR | Port output rise time | Standard (F) | — | 10 | 40 | ns | |
| | | | Extended (LF) | — | — | 145 | ns | |
| 21* | TioF | Port output fall time Standard (F) | | — | 10 | 40 | ns | |
| | | Extended (LF) | | — | — | 145 | ns | |
| 22††* | Tinp | INT pin high or low time | | TCY | — | — | ns | |
| 23††* | Trbp | RB7:RB4 change INT high | n or low time | Тсү | | — | ns | |


* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

these parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.





| TABLE 15-4: | TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS |
|-------------|---|
|-------------|---|

| Param No. | Symbol | | Characteristic | | Min | Тур† | Max | Units | Conditions |
|--------------|-----------|---|----------------------|-----------------------|-----------------------|------|-------|--------------|--------------------|
| 40* | Tt0H | T0CKI High Pulse | Width | No Prescaler | 0.5TCY + 20 | _ | _ | ns | Must also meet |
| | | Ā | | With Prescaler | 10 | _ | _ | ns | parameter 42 |
| 41* | Tt0L | T0CKI Low Pulse | Width | No Prescaler | 0.5Tcy + 20 | _ | _ | ns | Must also meet |
| | | | | With Prescaler | 10 | _ | _ | ns | parameter 42 |
| 42* | Tt0P | T0CKI Period | | No Prescaler | Tcy + 40 | _ | _ | ns | |
| | | | | With Prescaler | Greater of: | — | — | ns | N = prescale value |
| | | | | | 20 or <u>Tcy + 40</u> | | | | (2, 4,, 256) |
| | | | | | N | | | | |
| 45* | Tt1H | T1CKI High Time | Synchronous, Pr | escaler = 1 | 0.5Tcy + 20 | — | I | - | Must also meet |
| | | | Synchronous, | Standard(F) | 15 | | I | ns | parameter 47 |
| | | Prescaler = $2,4,8$ | Extended(LF) | 25 | | _ | ns | | |
| | | | Asynchronous | Standard(F) | 30 | | _ | ns | |
| | | | | Extended(LF) | 50 | _ | - | ns | |
| 46* | Tt1L | T1CKI Low Time | Synchronous, Pr | escaler = 1 | 0.5TCY + 20 | — | — | ns | Must also meet |
| | | | Synchronous, | Standard(F) | 15 | | _ | ns | parameter 47 |
| | | | Prescaler = 2,4,8 | Extended(LF) | 25 | — | | ns | |
| | | | Asynchronous | Standard(F) | 30 | — | | ns | |
| | | | | Extended(LF) | 50 | — | | ns | |
| 47* | Tt1P | T1CKI input | Synchronous | Standard(F) | Greater of: | — | — | ns | N = prescale value |
| | | period | | | 30 or <u>Tcy + 40</u> | | | | (1, 2, 4, 8) |
| | | | | | N | | | | |
| | | | | Extended(LF) | Greater of: | | | | N = prescale value |
| | | | | 50 OR <u>TCY + 40</u> | | | | (1, 2, 4, 8) | |
| | | | | - | N | | | | |
| | | | Asynchronous | Standard(F) | 60 | | _ | ns | |
| | | | | Extended(LF) | 100 | — | — | ns | |
| | Ft1 | Timer1 oscillator ir (oscillator enabled | 0 | DC | - | 200 | kHz | | |
| 48 | TCKEZtmr1 | Delay from externa | al clock edge to tir | ner increment | 2Tosc | — | 7Tosc | _ | |


* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


| Parameter No. | Symbol | Characteristic | | Min | Тур | Max | Units | Conditions |
|------------------|---------|-----------------|--------------|------|-----|-----|-------|------------------------------------|
| 90 | Tsu:sta | START condition | 100 kHz mode | 4700 | _ | _ | ns | Only relevant for Repeated |
| | | Setup time | 400 kHz mode | 600 | — | — | | START condition |
| 91 | Thd:sta | START condition | 100 kHz mode | 4000 | _ | _ | ns | After this period, the first clock |
| | | Hold time | 400 kHz mode | 600 | _ | _ | | pulse is generated |
| 92 | Tsu:sto | STOP condition | 100 kHz mode | 4700 | _ | _ | ns | |
| | | Setup time | 400 kHz mode | 600 | - | _ | | |
| 93 | Thd:sto | STOP condition | 100 kHz mode | 4000 | _ | — | ns | |
| | | Hold time | 400 kHz mode | 600 | _ | _ | | |

| TABLE 15-8: | I ² C BUS START/STOP BITS REQUIREMENTS |
|-------------|---|
|-------------|---|

FIGURE 15-18: I²C BUS DATA TIMING



PIC16F87X







FIGURE 16-12: TYPICAL AND MAXIMUM △ITMR1 vs. VDD OVER TEMPERATURE (-10°C TO 70°C, TIMER1 WITH OSCILLATOR, XTAL=32 kHZ, C1 AND C2=50 pF)



PIC16F87X






FIGURE 16-20: MINIMUM AND MAXIMUM VIN vs. Vdd, (TTL INPUT, -40°C TO 125°C)

