

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	33
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	192 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-QFP
Supplier Device Package	44-MQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf874-04-pq

Email: info@E-XFL.COM


Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.0 DEVICE OVERVIEW

This document contains device specific information. Additional information may be found in the PIC[®] MCU Mid-Range Reference Manual (DS33023), which may be obtained from your local Microchip Sales Representative or downloaded from the Microchip website. The Reference Manual should be considered a complementary document to this data sheet, and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules. There are four devices (PIC16F873, PIC16F874, PIC16F876 and PIC16F877) covered by this data sheet. The PIC16F876/873 devices come in 28-pin packages and the PIC16F877/874 devices come in 40-pin packages. The Parallel Slave Port is not implemented on the 28-pin devices.

The following device block diagrams are sorted by pin number; 28-pin for Figure 1-1 and 40-pin for Figure 1-2. The 28-pin and 40-pin pinouts are listed in Table 1-1 and Table 1-2, respectively.





© 1998-2013 Microchip Technology Inc.

NOTES:

TRISE REGISTER (ADDRESS 89h) R/W-1 R-0 R-0 R/W-0 R/W-0 U-0 R/W-1 R/W-1 IBF OBF **IBOV PSPMODE** Bit2 Bit1 Bit0 bit 7 bit 0 Parallel Slave Port Status/Control Bits: bit 7 IBF: Input Buffer Full Status bit 1 = A word has been received and is waiting to be read by the CPU 0 = No word has been received bit 6 **OBF**: Output Buffer Full Status bit 1 = The output buffer still holds a previously written word 0 = The output buffer has been read bit 5 **IBOV**: Input Buffer Overflow Detect bit (in Microprocessor mode) 1 = A write occurred when a previously input word has not been read (must be cleared in software) 0 = No overflow occurred bit 4 PSPMODE: Parallel Slave Port Mode Select bit 1 = PORTD functions in Parallel Slave Port mode 0 = PORTD functions in general purpose I/O mode Unimplemented: Read as '0' bit 3 **PORTE Data Direction Bits:** Bit2: Direction Control bit for pin RE2/CS/AN7 bit 2 1 = Input0 = OutputBit1: Direction Control bit for pin RE1/WR/AN6 bit 1 1 = Input 0 = Output Bit0: Direction Control bit for pin RE0/RD/AN5 bit 0 1 = Input 0 = Output Legend:

W = Writable bit

'1' = Bit is set

U = Unimplemented bit, read as '0'

x = Bit is unknown

'0' = Bit is cleared

R = Readable bit

- n = Value at POR

REGISTER 3-1:

8.0 CAPTURE/COMPARE/PWM MODULES

Each Capture/Compare/PWM (CCP) module contains a 16-bit register which can operate as a:

- 16-bit Capture register
- 16-bit Compare register
- PWM Master/Slave Duty Cycle register

Both the CCP1 and CCP2 modules are identical in operation, with the exception being the operation of the special event trigger. Table 8-1 and Table 8-2 show the resources and interactions of the CCP module(s). In the following sections, the operation of a CCP module is described with respect to CCP1. CCP2 operates the same as CCP1, except where noted.

CCP1 Module:

Capture/Compare/PWM Register1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. The special event trigger is generated by a compare match and will reset Timer1.

CCP2 Module:

Capture/Compare/PWM Register2 (CCPR2) is comprised of two 8-bit registers: CCPR2L (low byte) and CCPR2H (high byte). The CCP2CON register controls the operation of CCP2. The special event trigger is generated by a compare match and will reset Timer1 and start an A/D conversion (if the A/D module is enabled).

Additional information on CCP modules is available in the PIC[®] MCU Mid-Range Family Reference Manual (DS33023) and in application note AN594, "Using the CCP Modules" (DS00594).

TABLE 8-1: CCP MODE - TIMER RESOURCES REQUIRED

CCP Mode	Timer Resource				
Capture	Timer1				
Compare	Timer1				
PWM	Timer2				

TABLE 8-2:INTERACTION OF TWO CCP MODULES

CCPx Mode	CCPy Mode	Interaction
Capture	Capture	Same TMR1 time-base
Capture	Compare	The compare should be configured for the special event trigger, which clears TMR1
Compare	Compare	The compare(s) should be configured for the special event trigger, which clears TMR1
PWM	PWM	The PWMs will have the same frequency and update rate (TMR2 interrupt)
PWM	Capture	None
PWM	Compare	None

REGISTER 9-2: SSPCON: SYNC SERIAL PORT CONTROL REGISTER (ADDRESS 14h) R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 WCOL SSPOV SSPM0 SSPEN CKP SSPM3 SSPM2 SSPM1 bit 7 bit 0 bit 7 WCOL: Write Collision Detect bit Master mode: 1 = A write to SSPBUF was attempted while the I2C conditions were not valid 0 = No collision Slave mode: 1 = SSPBUF register is written while still transmitting the previous word (must be cleared in software) 0 = No collision bit 6 SSPOV: Receive Overflow Indicator bit In SPI mode: 1 = A new byte is received while SSPBUF holds previous data. Data in SSPSR is lost on overflow. In Slave mode, the user must read the SSPBUF, even if only transmitting data, to avoid overflows. In Master mode, the overflow bit is not set, since each operation is initiated by writing to the SSPBUF register. (Must be cleared in software.) 0 = No overflowIn I²C mode: 1 = A byte is received while the SSPBUF is holding the previous byte. SSPOV is a "don't care" in Transmit mode. (Must be cleared in software.) 0 = No overflowSSPEN: Synchronous Serial Port Enable bit bit 5 In SPI mode, When enabled, these pins must be properly configured as input or output 1 = Enables serial port and configures SCK, SDO, SDI, and SS as the source of the serial port pins 0 = Disables serial port and configures these pins as I/O port pins In I²C mode, When enabled, these pins must be properly configured as input or output 1 = Enables the serial port and configures the SDA and SCL pins as the source of the serial port pins 0 = Disables serial port and configures these pins as I/O port pins bit 4 CKP: Clock Polarity Select bit In SPI mode: 1 = Idle state for clock is a high level 0 = Idle state for clock is a low level In I²C Slave mode: SCK release control 1 = Enable clock 0 = Holds clock low (clock stretch). (Used to ensure data setup time.) In I²C Master mode: Unused in this mode bit 3-0 SSPM3:SSPM0: Synchronous Serial Port Mode Select bits 0000 = SPI Master mode, clock = Fosc/4 0001 = SPI Master mode, clock = Fosc/16 0010 = SPI Master mode, clock = Fosc/64 0011 = SPI Master mode, clock = TMR2 output/2 0100 = SPI Slave mode, clock = SCK pin. \overline{SS} pin control enabled. 0101 = SPI Slave mode, clock = SCK pin. SS pin control disabled. SS can be used as I/O pin. $0110 = I^2C$ Slave mode, 7-bit address $0111 = I^2C$ Slave mode, 10-bit address 1000 = I²C Master mode, clock = Fosc / (4 * (SSPADD+1)) $1011 = I^2C$ Firmware Controlled Master mode (slave idle) 1110 = I²C Firmware Controlled Master mode, 7-bit address with START and STOP bit interrupts enabled 1111 = I²C Firmware Controlled Master mode, 10-bit address with START and STOP bit interrupts enabled 1001, 1010, 1100, 1101 = Reserved

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	it, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown




FIGURE 9-7: I²C WAVEFORMS FOR TRANSMISSION (7-BIT ADDRESS)

9.2.2 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I^2C bus is such that the first byte after the START condition usually determines which device will be the slave addressed by the master. The exception is the general call address, which can address all devices. When this address is used, all devices should, in theory, respond with an acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the I²C protocol. It consists of all 0's with R/W = 0.

The general call address is recognized when the General Call Enable bit (GCEN) is enabled (SSPCON2<7> is set). Following a START bit detect, 8 bits are shifted into SSPSR and the address is compared against SSPADD. It is also compared to the general call address and fixed in hardware.

If the general call address matches, the SSPSR is transferred to the SSPBUF, the BF flag is set (eighth bit), and on the falling edge of the ninth bit (ACK bit), the SSPIF flag is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPBUF to determine if the address was device specific, or a general call address.

In 10-bit mode, the SSPADD is required to be updated for the second half of the address to match, and the UA bit is set (SSPSTAT<1>). If the general call address is sampled when GCEN is set, while the slave is configured in 10-bit address mode, then the second half of the address is not necessary, the UA bit will not be set, and the slave will begin receiving data after the Acknowledge (Figure 9-8).




FIGURE 9-8: SLAVE MODE GENERAL CALL ADDRESS SEQUENCE (7 OR 10-BIT MODE)

9.2.5 MASTER MODE


Master mode of operation is supported by interrupt generation on the detection of the START and STOP conditions. The STOP (P) and START (S) bits are cleared from a RESET, or when the MSSP module is disabled. Control of the I^2C bus may be taken when the P bit is set, or the bus is idle, with both the S and P bits clear.

In Master mode, the SCL and SDA lines are manipulated by the MSSP hardware.

The following events will cause the SSP Interrupt Flag bit, SSPIF, to be set (an SSP interrupt will occur if enabled):

- START condition
- STOP condition
- · Data transfer byte transmitted/received
- Acknowledge transmit
- Repeated START

FIGURE 9-9: SSP BLOCK DIAGRAM (I²C MASTER MODE)




9.2.6 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the START and STOP conditions allows the determination of when the bus is free. The STOP (P) and START (S) bits are cleared from a RESET or when the MSSP module is disabled. Control of the I^2C bus may be taken when bit P (SSPSTAT<4>) is set, or the bus is idle with both the S and P bits clear. When the bus is busy, enabling the SSP Interrupt will generate the interrupt when the STOP condition occurs.

In Multi-Master operation, the SDA line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed in hardware, with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- Address Transfer
- Data Transfer
- A START Condition
- A Repeated START Condition
- An Acknowledge Condition



9.2.18.3 Bus Collision During a STOP Condition

Bus collision occurs during a STOP condition if:

- a) After the SDA pin has been de-asserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- b) After the SCL pin is de-asserted, SCL is sampled low before SDA goes high.

The STOP condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the baud rate generator is loaded with SSPADD<6:0> and counts down to 0. After the BRG times out, SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0'. If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is a case of another master attempting to drive a data '0' (Figure 9-25).

FIGURE 9-25: BUS COLLISION DURING A STOP CONDITION (CASE 1)





FIGURE 9-26: BUS COLLISION DURING A STOP CONDITION (CASE 2)



10.1 USART Baud Rate Generator (BRG)

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. In Asynchronous mode, bit BRGH (TXSTA<2>) also controls the baud rate. In Synchronous mode, bit BRGH is ignored. Table 10-1 shows the formula for computation of the baud rate for different USART modes which only apply in Master mode (internal clock).

Given the desired baud rate and FOSC, the nearest integer value for the SPBRG register can be calculated using the formula in Table 10-1. From this, the error in baud rate can be determined.

It may be advantageous to use the high baud rate (BRGH = 1), even for slower baud clocks. This is because the FOSC/(16(X + 1)) equation can reduce the baud rate error in some cases.

Writing a new value to the SPBRG register causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

10.1.1 SAMPLING

The data on the RC7/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin.

TABLE 10-1: BAUD RATE FORMULA

SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)
0	(Asynchronous) Baud Rate = Fosc/(64(X+1))	Baud Rate = Fosc/(16(X+1))
1	(Synchronous) Baud Rate = FOSC/(4(X+1))	N/A

X = value in SPBRG (0 to 255)

TABLE 10-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
98h	TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
99h	SPBRG Baud Rate Generator Register							0000 0000	0000 0000		

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used by the BRG.

When setting up an Asynchronous Transmission, follow these steps:

- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH (Section 10.1).
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set transmit bit TX9.

- 5. Enable the transmission by setting bit TXEN, which will also set bit TXIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Load data to the TXREG register (starts transmission).
- 8. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.

FIGURE 10-2: ASYNCHRONOUS MASTER TRANSMISSION




FIGURE 10-3: ASYNCHRONOUS MASTER TRANSMISSION (BACK TO BACK)




TABLE 10-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	R0IF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART Tra	insmit Re	gister						0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Generato	or Register	•					0000 0000	0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission. **Note 1:** Bits PSPIE and PSPIF are reserved on the PIC16F873/876; always maintain these bits clear.

12.10 Interrupts

The PIC16F87X family has up to 14 sources of interrupt. The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note:	Individual interrupt flag bits are set, regard-
	less of the status of their corresponding
	mask bit, or the GIE bit.

A global interrupt enable bit, GIE (INTCON<7>) enables (if set) all unmasked interrupts, or disables (if cleared) all interrupts. When bit GIE is enabled, and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt bits are set, regardless of the status of the GIE bit. The GIE bit is cleared on RESET.


The "return from interrupt" instruction, RETFIE, exits the interrupt routine, as well as sets the GIE bit, which re-enables interrupts.

The RB0/INT pin interrupt, the RB port change interrupt, and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flags are contained in the special function registers, PIR1 and PIR2. The corresponding interrupt enable bits are contained in special function registers, PIE1 and PIE2, and the peripheral interrupt enable bit is contained in special function register INTCON.

When an interrupt is responded to, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs. The latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit, PEIE bit, or GIE bit.



© 1998-2013 Microchip Technology Inc.

13.0 INSTRUCTION SET SUMMARY

Each PIC16F87X instruction is a 14-bit word, divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16F87X instruction set summary in Table 13-2 lists **byte-oriented**, **bit-oriented**, and **literal and control** operations. Table 13-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 13-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1). The assembler will generate code with x = 0 . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; $d = 0$: store result in W, d = 1: store result in file register f. Default is $d = 1$.
PC	Program Counter
ТО	Time-out bit
PD	Power-down bit

The instruction set is highly orthogonal and is grouped into three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s.

Table 13-2 lists the instructions recognized by the MPASMTM assembler.

Figure 13-1 shows the general formats that the instructions can have.

Note:	То	maintain	upward	compatibility	with					
	future PIC16F87X products, do not use the									
	OPTION and TRIS instructions.									

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

FIGURE 13-1: GENERAL FORMAT FOR INSTRUCTIONS

Byte-oriented file register operations									
13	8	7	6		0				
OPCODE		d		f (FILE #)					
d = 1 for dest	d = 0 for destination W d = 1 for destination f f = 7-bit file register address								
Bit-oriented file reg	jister	oper	ation	s					
13	10	9	7	6	0				
OPCODE		b (Bl	T #)	f (FILE #)					
f = 7-bit file r Literal and control General	U								
13		8	7		0				
OPCODE				k (literal)					
k = 8-bit immediate value									
13 11	10				0				
OPCODE k (literal)									
k = 11-bit im	k = 11-bit immediate value								

A description of each instruction is available in the PIC[®] MCU Mid-Range Reference Manual, (DS33023).

15.1 DC Characteristics: PIC16F873/874/876/877-04 (Commercial, Industrial) PIC16F873/874/876/877-20 (Commercial, Industrial) PIC16LF873/874/876/877-04 (Commercial, Industrial)

	PIC16LF873/874/876/877-04 (Commercial, Industrial)			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
PIC16F873/874/876/877-04 PIC16F873/874/876/877-20 (Commercial, Industrial)				$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic/ Device	Min	Тур†	Мах	Units	Conditions			
	Vdd	Supply Voltage								
D001		16LF87X	2.0		5.5	V	LP, XT, RC osc configuration (DC to 4 MHz)			
D001		16F87X	4.0	_	5.5	V	LP, XT, RC osc configuration			
D001A			4.5		5.5	V	HS osc configuration			
			VBOR		5.5	V	BOR enabled, FMAX = 14 MHz ⁽⁷⁾			
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	—	1.5		V				
D003	Vpor	VDD Start Voltage to ensure internal Power-on Reset signal	—	Vss	_	V	See section on Power-on Reset for details			
D004	Svdd	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	—	—	V/ms	See section on Power-on Reset for details			
D005	VBOR	Brown-out Reset Voltage	3.7	4.0	4.35	V	BODEN bit in configuration word enabled			

Legend: Rows with standard voltage device data only are shaded for improved readability.

- † Data in "Typ" column is at 5V, 25°C, unless otherwise stated. These parameters are for design guidance only, and are not tested.
- Note 1: This is the limit to which VDD can be lowered without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading, switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD;

- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
- 4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.
- **5:** Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
- 6: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
- 7: When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.

16.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

The graphs and tables provided in this section are for design guidance and are not tested.

In some graphs or tables, the data presented is **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are ensured to operate properly only within the specified range.

The data presented in this section is a **statistical summary** of data collected on units from different lots over a period of time and matrix samples. 'Typical' represents the mean of the distribution at 25°C. 'max' or 'min' represents (mean + 3σ) or (mean - 3σ) respectively, where σ is standard deviation, over the whole temperature range.







FIGURE 16-2: MAXIMUM IDD vs. Fosc OVER VDD (HS MODE)







FIGURE 16-13: TYPICAL AND MAXIMUM AlwDT vs. VDD OVER TEMPERATURE





© 1998-2013 Microchip Technology Inc.

PIC16F87X








FIGURE 16-20: MINIMUM AND MAXIMUM VIN vs. Vdd, (TTL INPUT, -40°C TO 125°C)



44-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES		М	ILLIMETERS	*
Dimension	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		44			44	
Pitch	р		.031			0.80	
Pins per Side	n1		11			11	
Overall Height	А	.039	.043	.047	1.00	1.10	1.20
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05
Standoff §	A1	.002	.004	.006	0.05	0.10	0.15
Foot Length	L	.018	.024	.030	0.45	0.60	0.75
Footprint (Reference)	(F)		.039		1.00		
Foot Angle	φ	0	3.5	7	0	3.5	7
Overall Width	Е	.463	.472	.482	11.75	12.00	12.25
Overall Length	D	.463	.472	.482	11.75	12.00	12.25
Molded Package Width	E1	.390	.394	.398	9.90	10.00	10.10
Molded Package Length	D1	.390	.394	.398	9.90	10.00	10.10
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20
Lead Width	В	.012	.015	.017	0.30	0.38	0.44
Pin 1 Corner Chamfer	СН	.025	.035	.045	0.64	0.89	1.14
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-026 Drawing No. C04-076

PIC16F87X

Master Mode Operation 7 Master Mode START Condition 8 Master Mode Transmission 8 Master Mode Transmission 8 Master Mode Transmit Sequence 7 Multi-Master Communication 8 Multi-master Mode 7 Operation 7 Repeat START Condition Timing 8 Slave Mode 7 Block Diagram 7 Slave Reception 7 SSPBUF 7 STOP Condition Receive or Transmit Timing 8 STOP Condition Timing 8 Waveforms for 7-bit Reception 7 Vaveforms for 7-bit Transmission 7 I ² C Slave Mode 7 ICEPIC In-Circuit Emulator 14 ID Locations 119, 13 INDF 119, 13 INDF 119, 13 INDF 15, 16, 2 Indirect Addressing 2	30 32 39 39 37 37 37 37 37 37 37 37 37 4 33 4 33 4 33 4 33 4 37 5 37 5 76 37 4 4 33 4 33 4 37 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7 7 7 7 7 7 7 7 7 7 7 7 7
Master Mode Transmission 8 Master Mode Transmit Sequence 7 Multi-Master Communication 8 Multi-master Mode 7 Operation 7 Repeat START Condition Timing 8 Slave Mode 7 Block Diagram 7 Slave Reception 7 Slave Transmission 7 SSPBUF 7 STOP Condition Receive or Transmit Timing 8 STOP Condition Timing 8 Waveforms for 7-bit Reception 7 Vaveforms for 7-bit Reception 7 Vaveforms for 7-bit Transmission 7 I ² C Module Address Register, SSPADD 7 I ² C Slave Mode 7 ICEPIC In-Circuit Emulator 14 ID Locations 119, 13 In-Circuit Serial Programming (ICSP) 119, 13 INDF 1 INDF Register 15, 16, 2	32 79 37 37 37 37 37 37 37 37 37 37 57 57 57 57 57 57 57 57 57 57 57 57 57
Master Mode Transmit Sequence 7 Multi-Master Communication 8 Multi-master Mode 7 Operation 7 Repeat START Condition Timing 8 Slave Mode 7 Block Diagram 7 Slave Reception 7 Slave Transmission 7 SSPBUF 7 STOP Condition Receive or Transmit Timing 8 STOP Condition Timing 8 Waveforms for 7-bit Reception 7 Vaveforms for 7-bit Reception 7 Vaveforms for 7-bit Transmission 7 I ² C Module Address Register, SSPADD 7 I ² C Slave Mode 7 ICEPIC In-Circuit Emulator 14 ID Locations 119, 13 In-Circuit Serial Programming (ICSP) 119, 13 INDF 1 INDF Register 15, 16, 2	79 39 78 73 74 75 73 77 76 73 74 43 34 17 27
Multi-Master Communication 8 Multi-master Mode 7 Operation 7 Repeat START Condition Timing 8 Slave Mode 7 Block Diagram 7 Slave Reception 7 Slave Transmission 7 SSPBUF 7 STOP Condition Receive or Transmit Timing 8 STOP Condition Timing 8 Waveforms for 7-bit Reception 7 Vaveforms for 7-bit Reception 7 I ² C Module Address Register, SSPADD 7 I ² C Slave Mode 7 ID Locations 119, 13 In-Circuit Serial Programming (ICSP) 119, 13 INDF 1 INDF Register 15, 16, 2	39 73 73 74 75 76 74 334 75 76 74 334 75 76 74 334 17 27
Multi-master Mode 7 Operation 7 Repeat START Condition Timing 8 Slave Mode 7 Block Diagram 7 Slave Reception 7 Slave Transmission 7 STOP Condition Receive or Transmit Timing 8 STOP Condition Timing 8 Waveforms for 7-bit Reception 7 Waveforms for 7-bit Reception 7 Vaveforms for 7-bit Reception 7 I ² C Module Address Register, SSPADD 7 I ² C Slave Mode 7 ICEPIC In-Circuit Emulator 14 ID Locations 119, 13 In-Circuit Serial Programming (ICSP) 119, 13 INDF 1 INDF Register 15, 16, 2	78 73 74 73 74 75 73 75 76 73 74 43 34 17 27
Operation 7 Repeat START Condition Timing 8 Slave Mode 7 Block Diagram 7 Slave Reception 7 Slave Transmission 7 SSPBUF 7 STOP Condition Receive or Transmit Timing 8 STOP Condition Timing 8 Waveforms for 7-bit Reception 7 Waveforms for 7-bit Transmission 7 I ² C Module Address Register, SSPADD 7 I ² C Slave Mode 7 ICEPIC In-Circuit Emulator 14 ID Locations 119, 13 INDF 1 INDF 15, 16, 2	73 31 74 75 73 77 73 75 76 73 74 43 34 17 27
Repeat START Condition Timing 8 Slave Mode 7 Block Diagram 7 Slave Reception 7 Slave Transmission 7 SSPBUF 7 STOP Condition Receive or Transmit Timing 8 STOP Condition Timing 8 Waveforms for 7-bit Reception 7 Waveforms for 7-bit Transmission 7 I ² C Module Address Register, SSPADD 7 ICEPIC In-Circuit Emulator 14 ID Locations 119, 13 INDF 119, 13 INDF 15, 16, 2	31 74 73 74 75 73 77 73 75 76 73 74 44 33 41 727
Slave Mode 7 Block Diagram 7 Slave Reception 7 Slave Transmission 7 SSPBUF 7 STOP Condition Receive or Transmit Timing 8 STOP Condition Timing 8 Waveforms for 7-bit Reception 7 Waveforms for 7-bit Transmission 7 I ² C Module Address Register, SSPADD 7 ICEPIC In-Circuit Emulator 14 ID Locations 119, 13 In-Circuit Serial Programming (ICSP) 119, 13 INDF 1 INDF Register 15, 16, 2	74 73 74 75 73 77 75 76 73 74 43 34 17 27
Block Diagram 7 Slave Reception 7 Slave Transmission 7 SSPBUF 7 STOP Condition Receive or Transmit Timing 8 STOP Condition Timing 8 Waveforms for 7-bit Reception 7 Waveforms for 7-bit Transmission 7 I ² C Module Address Register, SSPADD 7 ICEPIC In-Circuit Emulator 14 ID Locations 119, 13 In-Circuit Serial Programming (ICSP) 119, 13 INDF 1 INDF Register 15, 16, 2	73 74 75 73 77 73 75 76 73 74 43 34 17 27
Slave Reception 7 Slave Transmission 7 SSPBUF 7 STOP Condition Receive or Transmit Timing 8 STOP Condition Timing 8 Waveforms for 7-bit Reception 7 Waveforms for 7-bit Transmission 7 I ² C Module Address Register, SSPADD 7 I ² C Slave Mode 7 ICEPIC In-Circuit Emulator 14 ID Locations 119, 13 In-Circuit Serial Programming (ICSP) 119, 13 INDF 1 INDF Register 15, 16, 2	74 75 73 77 75 76 73 74 33 74 33 41 72 7
Slave Transmission 7 SSPBUF 7 STOP Condition Receive or Transmit Timing 8 STOP Condition Timing 8 Waveforms for 7-bit Reception 7 Waveforms for 7-bit Transmission 7 I ² C Module Address Register, SSPADD 7 I ² C Slave Mode 7 ICEPIC In-Circuit Emulator 14 ID Locations 119, 13 In-Circuit Serial Programming (ICSP) 119, 13 INDF 1 INDF Register 15, 16, 2	75 73 37 37 75 76 73 74 44 33 417 27
SSPBUF 7 STOP Condition Receive or Transmit Timing 8 STOP Condition Timing 8 Waveforms for 7-bit Reception 7 Waveforms for 7-bit Transmission 7 I ² C Module Address Register, SSPADD 7 I ² C Slave Mode 7 ICEPIC In-Circuit Emulator 14 ID Locations 119, 13 In-Circuit Serial Programming (ICSP) 119, 13 INDF 1 INDF Register 15, 16, 2	73 37 37 75 76 73 74 44 33 417 27
STOP Condition Receive or Transmit Timing 8 STOP Condition Timing 8 Waveforms for 7-bit Reception 7 Waveforms for 7-bit Transmission 7 I ² C Module Address Register, SSPADD 7 I ² C Slave Mode 7 ICEPIC In-Circuit Emulator 14 ID Locations 119, 13 In-Circuit Serial Programming (ICSP) 119, 13 INDF 1 INDF Register 15, 16, 2	 37 37 75 76 73 74 33 34 17 27
STOP Condition Timing 8 Waveforms for 7-bit Reception 7 Waveforms for 7-bit Transmission 7 I ² C Module Address Register, SSPADD 7 I ² C Slave Mode 7 ICEPIC In-Circuit Emulator 14 ID Locations 119, 13 In-Circuit Serial Programming (ICSP) 119, 13 INDF 1 INDF Register 15, 16, 2	37 75 76 73 74 44 33 84 17 27
Waveforms for 7-bit Reception 7 Waveforms for 7-bit Transmission 7 I ² C Module Address Register, SSPADD 7 I ² C Slave Mode 7 ICEPIC In-Circuit Emulator 14 ID Locations 119, 13 In-Circuit Serial Programming (ICSP) 119, 13 INDF 1 INDF Register 15, 16, 2	75 76 73 74 14 33 34 17 27
Waveforms for 7-bit Transmission 7 I ² C Module Address Register, SSPADD 7 I ² C Slave Mode 7 ICEPIC In-Circuit Emulator 14 ID Locations 119, 13 In-Circuit Serial Programming (ICSP) 119, 13 INDF 1 INDF Register 15, 16, 2	76 73 74 14 33 34 17 27
I ² C Module Address Register, SSPADD 7 I ² C Slave Mode 7 ICEPIC In-Circuit Emulator 14 ID Locations 119, 13 In-Circuit Serial Programming (ICSP) 119, 13 INDF 1 INDF Register 15, 16, 2	73 74 14 33 34 17 27
I ² C Slave Mode 7 ICEPIC In-Circuit Emulator 14 ID Locations 119, 13 In-Circuit Serial Programming (ICSP) 119, 13 INDF 1 INDF Register 15, 16, 2	74 14 33 34 17 27
ICEPIC In-Circuit Emulator 14 ID Locations 119, 13 In-Circuit Serial Programming (ICSP) 119, 13 INDF 1 INDF Register 15, 16, 2	14 33 34 17 27
ID Locations	33 34 17 27
In-Circuit Serial Programming (ICSP)	34 17 27
INDF	17 27
INDF Register15, 16, 2	27
Indirect Addressing2	
FSR Register1	
Instruction Format13	
Instruction Set13	35
ADDLW13	
ADDWF13	
ANDLW13	37
ANDWF	37
BCF	37
BSF13	37
BTFSC13	
BTFSS	37
CALL	38
CLRF	~
	38
CLRW	
CLRW	38
	38 38
CLRWDT	38 38 38 38
CLRWDT	38 38 38 38
CLRWDT	38 38 38 38 38 39
CLRWDT	38 38 38 38 38 39 39
CLRWDT	38 38 38 38 39 39 39
CLRWDT 13 COMF 13 DECF 13 DECFSZ 13 GOTO 13 INCF 13	38 38 38 39 39 39 39
CLRWDT 13 COMF 13 DECF 13 DECFSZ 13 GOTO 13 INCF 13 INCFSZ 13	38 38 38 38 39 39 39 39 39 39
CLRWDT 13 COMF 13 DECF 13 DECFSZ 13 GOTO 13 INCF 13 INCFSZ 13 INCFSZ 13 INCFSZ 13 IORLW 13	38 38 38 39 39 39 39 39 39 39
CLRWDT 13 COMF 13 DECF 13 DECFSZ 13 GOTO 13 INCF 13 INCFSZ 13 IORLW 13 IORWF 13	38 38 38 39 39 39 39 39 39 39 39
CLRWDT 13 COMF 13 DECF 13 DECFSZ 13 GOTO 13 INCF 13 INCFSZ 13 IORLW 13 IORWF 13 MOVF 14	38 38 38 39 39 39 39 39 39 39 39 40
CLRWDT 13 COMF 13 DECF 13 DECFSZ 13 GOTO 13 INCF 13 INCFSZ 13 IORLW 13 IORWF 13 MOVF 14 MOVLW 14	38 38 38 39 39 39 39 39 39 39 39 39 39 39 40 40
CLRWDT 13 COMF 13 DECF 13 DECFSZ 13 GOTO 13 INCF 13 INCFSZ 13 IORLW 13 IORWF 13 MOVF 14 MOVLW 14 MOVWF 14	38 38 38 39 39 39 39 39 39 39 40 40 40
CLRWDT 13 COMF 13 DECF 13 DECFSZ 13 GOTO 13 INCF 13 INCFSZ 13 IORLW 13 IORWF 13 MOVF 14 MOVWF 14 NOP 14	38 38 38 39 39 39 39 39 39 39 39 40 40 40 40
CLRWDT 13 COMF 13 DECF 13 DECFSZ 13 GOTO 13 INCF 13 INCFSZ 13 IORLW 13 IORWF 13 MOVF 14 MOVWF 14 NOP 14 RETFIE 14	38 38 38 38 38 39 39 39 39 39 39 39 39 39 39 39 39 39 39 40
CLRWDT 13 COMF 13 DECF 13 DECFSZ 13 GOTO 13 INCF 13 INCFSZ 13 IORLW 13 IORWF 13 MOVF 14 MOVWF 14 MOVWF 14 NOP 14 RETFIE 14 RETLW 14	38 38 38 39 39 39 39 39 39 39 39 40 40 40 40 40 40
CLRWDT 13 COMF 13 DECF 13 DECFSZ 13 GOTO 13 INCF 13 INCFSZ 13 IORLW 13 IORWF 13 MOVF 14 MOVWF 14 MOVWF 14 NOP 14 RETFIE 14 RETLW 14 RETURN 14	38 38 38 38 39 39 39 39 39 39 39 39 39 39 39 39 39 39 40 40 40 41 41
CLRWDT 13 COMF 13 DECF 13 DECFSZ 13 GOTO 13 INCF 13 INCFSZ 13 IORLW 13 IORWF 13 MOVF 14 MOVWF 14 NOP 14 RETFIE 14 RETLW 14 RETURN 14 RLF 14	38 38 38 38 39 39 39 39 39 39 39 40 40 40 40 41 41
CLRWDT 13 COMF 13 DECF 13 DECFSZ 13 GOTO 13 INCF 13 INCFSZ 13 IORLW 13 IORWF 13 MOVF 14 MOVWF 14 NOP 14 RETFIE 14 RETURN 14 RLF 14 RRF 14	38 38 38 39
CLRWDT 13 COMF 13 DECF 13 DECFSZ 13 GOTO 13 INCF 13 INCFSZ 13 IORLW 13 IORWF 13 IORWF 14 MOVF 14 MOVWF 14 NOP 14 RETFIE 14 RETURN 14 RLF 14 RLF 14 REF 14 SLEEP 14	38 38 38 39
CLRWDT 13 COMF 13 DECF 13 DECFSZ 13 GOTO 13 INCF 13 INCFSZ 13 IORLW 13 IORWF 13 MOVF 14 MOVF 14 MOVWF 14 NOP 14 RETFIE 14 RETURN 14 RLF 14 SLEEP 14 SUBLW 14	38 38 38 39 39 39 39 39 39 39 39 39 39 39 39 39 39 39 39 40 40 40 41 <td< td=""></td<>
CLRWDT 13 COMF 13 DECF 13 DECFSZ 13 GOTO 13 INCF 13 INCFSZ 13 IORLW 13 IORWF 13 MOVF 14 MOVF 14 MOVWF 14 NOP 14 RETFIE 14 RETURN 14 RLF 14 SLEEP 14 SUBLW 14 SUBWF 14	38 38 38 39 40 40 40 41 <td< td=""></td<>
CLRWDT 13 COMF 13 DECF 13 DECFSZ 13 GOTO 13 INCF 13 INCFSZ 13 IORLW 13 IORWF 13 IORWF 14 MOVF 14 MOVWF 14 NOP 14 RETFIE 14 RETURN 14 RLF 14 SLEEP 14 SUBLW 14 SUBWF 14 SWAPF 14	38 38 38 39 <td< td=""></td<>

INT Interrupt (RB0/INT). See Interrupt Sources	
	47
INTCON Register	
GIE Bit	
INTE Bit	
INTF Bit	
PEIE Bit	
RBIE Bit	
RBIF Bit2	· ·
TOIE Bit	
TOIF Bit	
Inter-Integrated Circuit (I ² C)	
Internal Sampling Switch (Rss) Impedence	
Interrupt Sources119	
Block Diagram	
Interrupt-on-Change (RB7:RB4)	
RB0/INT Pin, External7, 8	3, 130
TMR0 Overflow	. 130
USART Receive/Transmit Complete	95
Interrupts	
Bus Collision Interrupt	24
Synchronous Serial Port Interrupt	
Interrupts, Context Saving During	
Interrupts, Enable Bits	
Global Interrupt Enable (GIE Bit)20). 129
Interrupt-on-Change (RB7:RB4) Enable	, -
(RBIE Bit)	130
Interrupt-on-Change (RB7:RB4) Enable	100
(RBIE Bit)	20
Peripheral Interrupt Enable (PEIE Bit)	
RB0/INT Enable (INTE Bit)	
TMR0 Overflow Enable (T0IE Bit)	20
Interrupts, Flag Bits	
Interrupt-on-Change (RB7:RB4) Flag	400
(RBIF Bit)	. 130
Interrupt-on-Change (RB7:RB4) Flag	
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)2	20, 31
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)2 RB0/INT Flag (INTF Bit)	20, 31 20
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)2	20, 31 20
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)2 RB0/INT Flag (INTF Bit) TMR0 Overflow Flag (T0IF Bit)20	20, 31 20
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)2 RB0/INT Flag (INTF Bit) TMR0 Overflow Flag (T0IF Bit)20	20, 31 20), 130
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)2 RB0/INT Flag (INTF Bit) TMR0 Overflow Flag (T0IF Bit)20	20, 31 20), 130
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)2 RB0/INT Flag (INTF Bit) TMR0 Overflow Flag (T0IF Bit)20 K KEELOQ Evaluation and Programming Tools	20, 31 20), 130
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)2 RB0/INT Flag (INTF Bit) TMR0 Overflow Flag (T0IF Bit)20 K KEELOQ Evaluation and Programming Tools	20, 31 20), 130 146
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)2 RB0/INT Flag (INTF Bit) TMR0 Overflow Flag (T0IF Bit)20 K KEELOQ Evaluation and Programming Tools	20, 31 20), 130 146
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)	20, 31 20), 130 146
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)	20, 31 20), 130 146 26
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)	20, 31 20), 130 146 26 7, 8
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)	20, 31 20), 130 146 26 7, 8 5, 126
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)	20, 31 20), 130 146 26 7, 8 5, 126
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)	20, 31 20 0, 130 146 26 7, 8 5, 126 5, 126
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)	20, 31 20 0, 130 146 26 7, 8 5, 126 5, 126
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)	20, 31 20), 130 146 26 7, 8 5, 126 5, 126 5, 126 12 11
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)	20, 31 20), 130 146 26 7, 8 5, 126 5, 126 5, 126 12 11
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)	20, 31 20), 130 146 26
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)	20, 31 20), 130 146 26
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)	20, 31 20), 130 146 26 26 26 126 12 11 143 145
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)	20, 31 20), 130 146 26 26 26 12 126 126 126 144
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)	20, 31 20), 130 146 26 26 26 12 126 126 127 144 143
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)	20, 31 20 0, 130 146 26 26 26 12 126 126 127 144 143 144
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)	20, 31 20 0, 130 146 26 26 26 12 146 145 145 144 143 144 89

NOTES: