



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Obsolete
Number of LABs/CLBs	1079
Number of Logic Elements/Cells	21580
Total RAM Bits	1229184
Number of I/O	341
Number of Gates	-
Voltage - Supply	1.15V ~ 1.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	780-BBGA
Supplier Device Package	780-FBGA (29x29)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/intel/ep1agx20cf780c6">https://www.e-xfl.com/product-detail/intel/ep1agx20cf780c6</a>

Each transceiver channel is full-duplex and consists of a transmitter channel and a receiver channel.

The transmitter channel contains the following sub-blocks:

- Transmitter phase compensation first-in first-out (FIFO) buffer
- Byte serializer (optional)
- 8B/10B encoder (optional)
- Serializer (parallel-to-serial converter)
- Transmitter differential output buffer

The receiver channel contains the following:

- Receiver differential input buffer
- Receiver lock detector and run length checker
- CRU
- Deserializer
- Pattern detector
- Word aligner
- Lane deskew
- Rate matcher (optional)
- 8B/10B decoder (optional)
- Byte deserializer (optional)
- Receiver phase compensation FIFO buffer

You can configure the transceiver channels to the desired functional modes using the ALT2GXB MegaCore instance in the Quartus® II MegaWizard™ Plug-in Manager for the Arria GX device family. Depending on the selected functional mode, the Quartus II software automatically configures the transceiver channels to employ a subset of the sub-blocks listed above.

## Transmitter Path

This section describes the data path through the Arria GX transmitter. The sub-blocks are described in order from the PLD-transmitter parallel interface to the serial transmitter buffer.

### Clock Multiplier Unit


Each transceiver block has a clock multiplier unit (CMU) that takes in a reference clock and synthesizes two clocks: a high-speed serial clock to serialize the data and a low-speed parallel clock to clock the transmitter digital logic (PCS).

The CMU is further divided into three sub-blocks:

- One transmitter PLL
- One central clock divider block
- Four local clock divider blocks (one per channel)

Figure 2-3 shows the block diagram of the clock multiplier unit.


**Figure 2-3.** Clock Multiplier Unit



The transmitter PLL multiplies the input reference clock to generate the high-speed serial clock required to support the intended protocol. It implements a half-rate voltage controlled oscillator (VCO) that generates a clock at half the frequency of the serial data rate for which it is configured.

Figure 2-4 shows the block diagram of the transmitter PLL.

**Figure 2-4.** Transmitter PLL



**Notes to Figure 2-4:**

- (1) You only need to select the protocol and the available input reference clock frequency in the ALTGX MegaWizard Plug-In Manager. Based on your selections, the MegaWizard Plug-In Manager automatically selects the necessary /M and /L dividers (clock multiplication factors).
- (2) The global clock line must be driven from an input pin only.

The reference clock input to the transmitter PLL can be derived from:

- One of two available dedicated reference clock input pins (REFCLK0 or REFCLK1) of the associated transceiver block
- PLD global clock network (must be driven directly from an input clock pin and cannot be driven by user logic or enhanced PLL)

## Transmit State Machine

The transmit state machine operates in either PCI Express (PIPE) mode, XAUI mode, or GIGE mode, depending on the protocol used.

### GIGE Mode

In GIGE mode, the transmit state machine converts all idle ordered sets (/K28.5/, /Dx.y/) to either /I1/ or /I2/ ordered sets. The /I1/ set consists of a negative-ending disparity /K28.5/ (denoted by /K28.5/-), followed by a neutral /D5.6/. The /I2/ set consists of a positive-ending disparity /K28.5/ (denoted by /K28.5/+) and a negative-ending disparity /D16.2/ (denoted by /D16.2/-). The transmit state machines do not convert any of the ordered sets to match /C1/ or /C2/, which are the configuration ordered sets. (/C1/ and /C2/ are defined by [/K28.5/, /D21.5/] and [/K28.5/, /D2.2/], respectively). Both the /I1/ and /I2/ ordered sets guarantee a negative-ending disparity after each ordered set.

### XAUI Mode

The transmit state machine translates the XAUI XGMII code group to the XAUI PCS code group. Table 2-3 lists the code conversion.

**Table 2-3.** On-Chip Termination Support by I/O Banks

XGMII TXC	XGMII TXD	PCS Code-Group	Description
0	00 through FF	Dxx.y	Normal data
1	07	K28.0 or K28.3 or K28.5	Idle in
1	07	K28.5	Idle in   T
1	9C	K28.4	Sequence
1	FB	K27.7	Start
1	FD	K29.7	Terminate
1	FE	K30.7	Error
1	Refer to IEEE 802.3 reserved code groups	Refer to IEEE 802.3 reserved code groups	Reserved code groups
1	Other value	K30.7	Invalid XGMII character

The XAUI PCS idle code groups, /K28.0/ (/R/) and /K28.5/ (/K/), are automatically randomized based on a PRBS7 pattern with an  $\times 7 + \times 6 + 1$  polynomial. The /K28.3/ (/A/) code group is automatically generated between 16 and 31 idle code groups. The idle randomization on the /A/, /K/, and /R/ code groups is automatically done by the transmit state machine.


### Serializer (Parallel-to-Serial Converter)

The serializer block clocks in 8- or 10-bit encoded data from the 8B/10B encoder using the low-speed parallel clock and clocks out serial data using the high-speed serial clock from the central or local clock divider blocks. The serializer feeds the data LSB to MSB to the transmitter output buffer.

### Programmable Pre-Emphasis

The programmable pre-emphasis module controls the output driver to boost high frequency components and compensate for losses in the transmission medium, as shown in Figure 2-10. Pre-emphasis is set statically using the ALTGXB megafunction.

**Figure 2-10.** Pre-Emphasis Signaling



Pre-emphasis percentage is defined as  $(V_{\text{MAX}}/V_{\text{MIN}} - 1) \times 100$ , where  $V_{\text{MAX}}$  is the differential emphasized voltage (peak-to-peak) and  $V_{\text{MIN}}$  is the differential steady-state voltage (peak-to-peak).

### PCI Express (PIPE) Receiver Detect

The Arria GX transmitter buffer has a built-in receiver detection circuit for use in PCI Express (PIPE) mode. This circuit provides the ability to detect if there is a receiver downstream by sending out a pulse on the channel and monitoring the reflection. This mode requires a tri-stated transmitter buffer (in electrical idle mode).

### PCI Express (PIPE) Electric Idles (or Individual Transmitter Tri-State)

The Arria GX transmitter buffer supports PCI Express (PIPE) electrical idles. This feature is only active in PCI Express (PIPE) mode. The `tx_forceelecidle` port puts the transmitter buffer in electrical idle mode. This port is available in all PCI Express (PIPE) power-down modes and has specific usage in each mode.

## Receiver Path

This section describes the data path through the Arria GX receiver. The sub-blocks are described in order from the receiver buffer to the PLD-receiver parallel interface.

### Receiver Buffer

The Arria GX receiver input buffer supports the 1.2-V and 1.5-V PCML I/O standards at rates up to 3.125 Gbps. The common mode voltage of the receiver input buffer is programmable between 0.85 V and 1.2 V. You must select the 0.85 V common mode voltage for AC- and DC-coupled PCML links and 1.2 V common mode voltage for DC-coupled LVDS links.

- The voltage-controlled oscillator ( $V_{CO}$ ) operates at half rate.
- Programmable frequency multiplication  $W$  of 1, 4, 5, 8, 10, 16, 20, and 25. Not all settings are supported for any particular frequency.
- Two lock indication signals are provided. They are found in PFD mode (lock-to-reference clock), and PD (lock-to-data).

The CRU controls whether the receiver PLL locks to the input reference clock (lock-to-reference mode) or the incoming serial data (lock-to data mode). You can set the CRU to switch between lock-to-data and lock-to-reference modes automatically or manually. In automatic lock mode, the phase detector and dedicated parts per million (PPM) detector within each receiver channel control the switch between lock-to-data and lock-to-reference modes based on some pre-set conditions. In manual lock mode, you can control the switch manually using the `rx_locktorefclk` and `rx_locktodata` signals.



For more information, refer to the “Clock Recovery Unit” section in the *Arria GX Transceiver Protocol Support and Additional Features* chapter.

Table 2-4 lists the behavior of the CRU block with respect to the `rx_locktorefclk` and `rx_locktodata` signals.

**Table 2-4.** CRU Manual Lock Signals


<code>rx_locktorefclk</code>	<code>rx_locktodata</code>	CRU Mode
1	0	Lock-to-reference clock
x	1	Lock-to-data
0	0	Automatic

If the `rx_locktorefclk` and `rx_locktodata` ports are not used, the default setting is automatic lock mode.

## Deserializer


The deserializer block clocks in serial input data from the receiver buffer using the high-speed serial recovered clock and deserializes into 8- or 10-bit parallel data using the low-speed parallel recovered clock. The serial data is assumed to be received with LSB first, followed by MSB. It feeds the deserialized 8- or 10-bit data to the word aligner, as shown in Figure 2-14.

This diagram provides a detailed logic-level view of the 2x2 array architecture. It shows the internal structure of the four processing elements (PEs) arranged in a 2x2 grid. Each PE contains a 4-Input LUT, two 3-Input LUTs, and a 2-to-1 multiplexer. The LUTs are interconnected via a local interconnect network. The diagram also shows the routing logic for the array, including row and column routing blocks and direct link routing. The inputs and outputs of the array are labeled, including data inputs (datai0, datai1), data outputs (datao0, datao1), carry inputs (carry\_in), carry outputs (carry\_out), and control signals (ena[2:0], clk[2:0], aclr[1:0]).

**Figure 2-44.** M4K RAM Block Control Signals

The R4, C4, and direct link interconnects from adjacent LABs drive the M4K RAM block local interconnect. The M4K RAM blocks can communicate with LABs on either the left or right side through these row resources or with LAB columns on either the right or left with the column resources. Up to 16 direct link input connections to the M4K RAM block are possible from the left adjacent LABs and another 16 are possible from the right adjacent LAB. M4K RAM block outputs can also connect to left and right LABs through direct link interconnect. Figure 2-45 shows the M4K RAM block to logic array interface.



**Figure 2-48.** M-RAM Block LAB Row Interface (Note 1)**Note to Figure 2-48:**

- (1) Only R24 and C16 interconnects cross the M-RAM block boundaries.

**Figure 2–49.** M-RAM Row Unit Interface to Interconnect




Table 2–12 lists the input and output data signal connections along with the address and control signal input connections to the row unit interfaces (L0 to L5 and R0 to R5).

**Table 2–12.** M-RAM Row Interface Unit Signals (Part 1 of 2)

Unit Interface Block	Input Signals	Output Signals
L0	<code>datain_a[14..0]</code> <code>byteena_a[1..0]</code>	<code>dataout_a[11..0]</code>
L1	<code>datain_a[29..15]</code> <code>byteena_a[3..2]</code>	<code>dataout_a[23..12]</code>
L2	<code>datain_a[35..30]</code> <code>addressa[4..0]</code> <code>addr_ena_a</code> <code>clock_a</code> <code>clocken_a</code> <code>renwe_a</code> <code>aclr_a</code>	<code>dataout_a[35..24]</code>
L3	<code>addressa[15..5]</code> <code>datain_a[41..36]</code>	<code>dataout_a[47..36]</code>

- For the specific sustaining current driven through this resistor and overdrive current used to identify the next-driven input level, refer to the *DC & Switching Characteristics* chapter.

## Programmable Pull-Up Resistor

Each Arria GX device I/O pin provides an optional programmable pull-up resistor during user mode. If you enable this feature for an I/O pin, the pull-up resistor (typically 25 k $\Omega$ ) holds the output to the  $V_{CCIO}$  level of the output pin's bank.

## Advanced I/O Standard Support

Arria GX device IOEs support the following I/O standards:

- 3.3-V LVTTL/LVCMOS
- 2.5-V LVTTL/LVCMOS
- 1.8-V LVTTL/LVCMOS
- 1.5-V LVCMOS
- 3.3-V PCI
- 3.3-V PCI-X mode 1
- LVDS
- LVPECL (on input and output clocks only)
- Differential 1.5-V HSTL class I and II
- Differential 1.8-V HSTL class I and II
- Differential SSTL-18 class I and II
- Differential SSTL-2 class I and II
- 1.2-V HSTL class I and II
- 1.5-V HSTL class I and II
- 1.8-V HSTL class I and II
- SSTL-2 class I and II
- SSTL-18 class I and II

Table 2–25 describes the I/O standards supported by Arria GX devices.

**Table 2–25.** Arria GX Devices Supported I/O Standards

I/O Standard	Type	Input Reference Voltage ( $V_{REF}$ ) (V)	Output Supply Voltage ( $V_{CCIO}$ ) (V)	Board Termination Voltage ( $V_{TT}$ ) (V)
LVTTL	Single-ended	—	3.3	—
LVC MOS	Single-ended	—	3.3	—
2.5 V	Single-ended	—	2.5	—
1.8 V	Single-ended	—	1.8	—
1.5-V LVC MOS	Single-ended	—	1.5	—
3.3-V PCI	Single-ended	—	3.3	—
3.3-V PCI-X mode 1	Single-ended	—	3.3	—
LVDS	Differential	—	2.5 (3)	—
LVPECL (1)	Differential	—	3.3	—
HyperTransport technology	Differential	—	2.5 (3)	—
Differential 1.5-V HSTL class I and II (2)	Differential	0.75	1.5	0.75
Differential 1.8-V HSTL class I and II (2)	Differential	0.90	1.8	0.90
Differential SSTL-18 class I and II (2)	Differential	0.90	1.8	0.90
Differential SSTL-2 class I and II (2)	Differential	1.25	2.5	1.25
1.2-V HSTL (4)	Voltage-referenced	0.6	1.2	0.6
1.5-V HSTL class I and II	Voltage-referenced	0.75	1.5	0.75
1.8-V HSTL class I and II	Voltage-referenced	0.9	1.8	0.9
SSTL-18 class I and II	Voltage-referenced	0.90	1.8	0.90
SSTL-2 class I and II	Voltage-referenced	1.25	2.5	1.25

**Notes to Table 2–25:**

- (1) This I/O standard is only available on input and output column clock pins.
- (2) This I/O standard is only available on input clock pins and DQS pins in I/O banks 3, 4, 7, and 8, and output clock pins in I/O banks 9, 10, 11, and 12.
- (3)  $V_{CCIO}$  is 3.3 V when using this I/O standard in input and output column clock pins (in I/O banks 3, 4, 7, 8, 9, 10, 11, and 12).
- (4) 1.2-V HSTL is only supported in I/O banks 4, 7, and 8.



For more information about the I/O standards supported by Arria GX I/O banks, refer to the *Selectable I/O Standards in Arria GX Devices* chapter.

Arria GX devices contain six I/O banks and four enhanced PLL external clock output banks, as shown in Figure 2–78. The two I/O banks on the left of the device contain circuitry to support source-synchronous, high-speed differential I/O for LVDS inputs and outputs. These banks support all Arria GX I/O standards except PCI or PCI-X I/O pins, and SSTL-18 class II and HSTL outputs. The top and bottom I/O banks support all single-ended I/O standards. Additionally, enhanced PLL external clock output banks allow clock output capabilities such as differential support for SSTL and HSTL.

The Arria GX device instruction register length is 10 bits and the USERCODE register length is 32 bits. Table 3–2 and Table 3–3 show the boundary-scan register length and device IDCODE information for Arria GX devices.

**Table 3–2.** Arria GX Boundary-Scan Register Length

Device	Boundary-Scan Register Length
EP1AGX20	1320
EP1AGX35	1320
EP1AGX50	1668
EP1AGX60	1668
EP1AGX90	2016

**Table 3–3.** 2-Bit Arria GX Device IDCODE

Device	IDCODE (32 Bits)			
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer Identity (11 Bits)	LSB (1 Bit)
EP1AGX20	0000	0010 0001 0010 0001	000 0110 1110	1
EP1AGX35	0000	0010 0001 0010 0001	000 0110 1110	1
EP1AGX50	0000	0010 0001 0010 0010	000 0110 1110	1
EP1AGX60	0000	0010 0001 0010 0010	000 0110 1110	1
EP1AGX90	0000	0010 0001 0010 0011	000 0110 1110	1

## SignalTap II Embedded Logic Analyzer

Arria GX devices feature the SignalTap II embedded logic analyzer, which monitors design operation over a period of time through the IEEE Std. 1149.1 (JTAG) circuitry. You can analyze internal logic at speed without bringing internal signals to the I/O pins. This feature is particularly important for advanced packages, such as FineLine BGA (FBGA) packages, because it can be difficult to add a connection to a pin during the debugging process after a board is designed and manufactured.

## Configuration

The logic, circuitry, and interconnects in the Arria GX architecture are configured with CMOS SRAM elements. Altera® FPGAs are reconfigurable and every device is tested with a high coverage production test program so you do not have to perform fault testing and can instead focus on simulation and design verification.

Arria GX devices are configured at system power up with data stored in an Altera configuration device or provided by an external controller (for example, a MAX® II device or microprocessor). You can configure Arria GX devices using the fast passive parallel (FPP), active serial (AS), passive serial (PS), passive parallel asynchronous (PPA), and JTAG configuration schemes. Each Arria GX device has an optimized interface that allows microprocessors to configure it serially or in parallel, and synchronously or asynchronously. The interface also enables microprocessors to treat Arria GX devices as memory and configure them by writing to a virtual memory location, making reconfiguration easy.

## Configuring Arria GX FPGAs with JRunner

The JRunner software driver configures Altera FPGAs, including Arria GX FPGAs, through the ByteBlaster™ II or ByteBlasterMV cables in JTAG mode. The programming input file supported is in Raw Binary File (.rbf) format. JRunner also requires a Chain Description File (.cdf) generated by the Quartus II software. JRunner is targeted for embedded JTAG configuration. The source code is developed for the Windows NT operating system (OS), but can be customized to run on other platforms.

- For more information about the JRunner software driver, refer to the *AN414: JRunner Software Driver: An Embedded Solution for PLD JTAG Configuration* and the source files on the Altera website.

## Programming Serial Configuration Devices with SRunner

You can program a serial configuration device in-system by an external microprocessor using SRunner™. SRunner is a software driver developed for embedded serial configuration device programming that can be easily customized to fit into different embedded systems. SRunner software driver reads a raw programming data file (.rpd) and writes to serial configuration devices. The serial configuration device programming time using SRunner software driver is comparable to the programming time when using the Quartus II software.

- For more information about SRunner, refer to the *AN418: SRunner: An Embedded Solution for Serial Configuration Device Programming* and the source code on the Altera website.
- For more information about programming serial configuration devices, refer to the *Serial Configuration Devices (EPCS1, EPCS4, EPCS64, and EPCS128) Data Sheet* in the *Configuration Handbook*.

## Configuring Arria GX FPGAs with the MicroBlaster Driver

The MicroBlaster™ software driver supports a raw binary file (RBF) programming input file and is ideal for embedded FPP or PS configuration. The source code is developed for the Windows NT operating system, although it can be customized to run on other operating systems.

- For more information about the MicroBlaster software driver, refer to the *Configuring the MicroBlaster Fast Passive Parallel Software Driver White Paper* or the *AN423: Configuring the MicroBlaster Passive Serial Software Driver*.

## PLL Reconfiguration

The phase-locked loops (PLLs) in the Arria GX device family support reconfiguration of their multiply, divide, VCO-phase selection, and bandwidth selection settings without reconfiguring the entire device. You can use either serial data from the logic array or regular I/O pins to program the PLL's counter settings in a serial chain. This option provides considerable flexibility for frequency synthesis, allowing real-time variation of the PLL frequency and delay. The rest of the device is functional while reconfiguring the PLL.

 For more information about Arria GX PLLs, refer to the *PLLs in Arria GX Devices* chapter.

## Automated Single Event Upset (SEU) Detection

Arria GX devices offer on-chip circuitry for automated checking of single event upset (SEU) detection. Some applications that require the device to operate error free at high elevations or in close proximity to Earth's North or South Pole requires periodic checks to ensure continued data integrity. The error detection cyclic redundancy check (CRC) feature controlled by the **Device and Pin Options** dialog box in the Quartus II software uses a 32-bit CRC circuit to ensure data reliability and is one of the best options for mitigating SEU.


You can implement the error detection CRC feature with existing circuitry in Arria GX devices, eliminating the need for external logic. Arria GX devices compute CRC during configuration. The Arria GX device checks the computed-CRC against an automatically computed CRC during normal operation. The CRC\_ERROR pin reports a soft error when configuration SRAM data is corrupted, triggering device reconfiguration.

### Custom-Built Circuitry

Dedicated circuitry is built into Arria GX devices to automatically perform error detection. This circuitry constantly checks for errors in the configuration SRAM cells while the device is in user mode. You can monitor one external pin for the error and use it to trigger a reconfiguration cycle. You can select the desired time between checks by adjusting a built-in clock divider.

### Software Interface

Beginning with version 7.1 of the Quartus II software, you can turn on the automated error detection CRC feature in the **Device and Pin Options** dialog box. This dialog box allows you to enable the feature and set the internal frequency of the CRC between 400 kHz to 50 MHz. This controls the rate that the CRC circuitry verifies the internal configuration SRAM bits in the Arria GX FPGA.

 For more information about CRC, refer to *AN 357: Error Detection Using CRC in Altera FPGAs*.

**Table 4-12.** Typical Pre-Emphasis (First Post-Tap), (Note 1)

$V_{CC}$ HTX = 1.5 V	First Post Tap Pre-Emphasis Level				
$V_{OD}$ Setting (mV)	1	2	3	4	5
1000	—	—	23%	36%	49%
1200	—	—	17%	25%	35%

**Note to Table 4-12:**

(1) Applicable to data rates from 600 Mbps to 3.125 Gbps. Specification is for measurement at the package ball.

**Table 4-13.** Typical Pre-Emphasis (First Post-Tap), (Note 1)

$V_{CC}$ HTX = 1.2 V	First Post Tap Pre-Emphasis Level				
$V_{OD}$ Setting (mV)	1	2	3	4	5
TX Term = 100 $\Omega$					
320	24%	61%	114%	—	—
480	—	31%	55%	86%	121%
640	—	20%	35%	54%	72%
800	—	—	23%	36%	49%
960	—	—	18%	25%	35%

**Note to Table 4-13:**

(1) Applicable to data rates from 600 Mbps to 3.125 Gbps. Specification is for measurement at the package ball.

## DC Electrical Characteristics

Table 4-14 lists the Arria GX device family DC electrical characteristics.

**Table 4-14.** Arria GX Device DC Operating Conditions (Part 1 of 2) (Note 1)

Symbol	Parameter	Conditions	Device	Min	Typ	Max	Units
$I_I$	Input pin leakage current	$V_I = V_{CCIOmax}$ to 0 V (2)	All	-10	—	10	$\mu A$
$I_{OZ}$	Tri-stated I/O pin leakage current	$V_O = V_{CCIOmax}$ to 0 V (2)	All	-10	—	10	$\mu A$
$I_{CCINT0}$	$V_{CCINT}$ supply current (standby)	$V_I$ = ground, no load, no toggling inputs $T_J = 25^\circ C$	EP1AGX20/35	—	0.30	(3)	A
			EP1AGX50/60	—	0.50	(3)	A
			EP1AGX90	—	0.62	(3)	A
$I_{CCPD0}$	$V_{CCPD}$ supply current (standby)	$V_I$ = ground, no load, no toggling inputs $T_J = 25^\circ C$ , $V_{CCPD} = 3.3V$	EP1AGX20/35	—	2.7	(3)	mA
			EP1AGX50/60	—	3.6	(3)	mA
			EP1AGX90	—	4.3	(3)	mA
$I_{CCIO0}$	$V_{CCIO}$ supply current (standby)	$V_I$ = ground, no load, no toggling inputs $T_J = 25^\circ C$	EP1AGX20/35	—	4.0	(3)	mA
			EP1AGX50/60	—	4.0	(3)	mA
			EP1AGX90	—	4.0	(3)	mA



**Table 4-24.** 3.3-V PCI Specifications

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
$V_{CCIO}$	Output supply voltage	—	3.0	3.3	3.6	V
$V_{IH}$	High-level input voltage	—	$0.5 V_{CCIO}$	—	$V_{CCIO} + 0.5$	V
$V_{IL}$	Low-level input voltage	—	-0.3	—	$0.3 V_{CCIO}$	V
$V_{OH}$	High-level output voltage	$I_{OUT} = -500 \mu A$	$0.9 V_{CCIO}$	—	—	V
$V_{OL}$	Low-level output voltage	$I_{OUT} = 1,500 \mu A$	—	—	$0.1 V_{CCIO}$	V

**Table 4-25.** PCI-X Mode 1 Specifications

Symbol	Parameter	Conditions	Minimum	Maximum	Units
$V_{CCIO}$	Output supply voltage	—	3.0	3.6	V
$V_{IH}$	High-level input voltage	—	$0.5 V_{CCIO}$	$V_{CCIO} + 0.5$	V
$V_{IL}$	Low-level input voltage	—	-0.3	$0.35 V_{CCIO}$	V
$V_{IPU}$	Input pull-up voltage	—	$0.7 V_{CCIO}$	—	V
$V_{OH}$	High-level output voltage	$I_{OUT} = -500 \mu A$	$0.9 V_{CCIO}$	—	V
$V_{OL}$	Low-level output voltage	$I_{OUT} = 1,500 \mu A$	—	$0.1 V_{CCIO}$	V

**Table 4-26.** SSTL-18 Class I Specifications

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
$V_{CCIO}$	Output supply voltage	—	1.71	1.8	1.89	V
$V_{REF}$	Reference voltage	—	0.855	0.9	0.945	V
$V_{TT}$	Termination voltage	—	$V_{REF} - 0.04$	$V_{REF}$	$V_{REF} + 0.04$	V
$V_{IH} (DC)$	High-level DC input voltage	—	$V_{REF} + 0.125$	—	—	V
$V_{IL} (DC)$	Low-level DC input voltage	—	—	—	$V_{REF} - 0.125$	V
$V_{IH} (AC)$	High-level AC input voltage	—	$V_{REF} + 0.25$	—	—	V
$V_{IL} (AC)$	Low-level AC input voltage	—	—	—	$V_{REF} - 0.25$	V
$V_{OH}$	High-level output voltage	$I_{OH} = -6.7 \text{ mA}$ (1)	$V_{TT} + 0.475$	—	—	V
$V_{OL}$	Low-level output voltage	$I_{OL} = 6.7 \text{ mA}$ (1)	—	—	$V_{TT} - 0.475$	V

**Note to Table 4-26:**

- (1) This specification is supported across all the programmable drive settings available for this I/O standard as shown in the *Arria GX Architecture* chapter.

**Table 4-27.** SSTL-18 Class II Specifications

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
$V_{CCIO}$	Output supply voltage	—	1.71	1.8	1.89	V
$V_{REF}$	Reference voltage	—	0.855	0.9	0.945	V
$V_{TT}$	Termination voltage	—	$V_{REF} - 0.04$	$V_{REF}$	$V_{REF} + 0.04$	V
$V_{IH} (DC)$	High-level DC input voltage	—	$V_{REF} + 0.125$	—	—	V
$V_{IL} (DC)$	Low-level DC input voltage	—	—	—	$V_{REF} - 0.125$	V
$V_{IH} (AC)$	High-level AC input voltage	—	$V_{REF} + 0.25$	—	—	V
$V_{IL} (AC)$	Low-level AC input voltage	—	—	—	$V_{REF} - 0.25$	V

**Table 4-74.** EP1AGX90 Row Pins Output Timing Parameters (Part 3 of 3)

I/O Standard	Drive Strength	Clock	Parameter	Fast Model		–6 Speed Grade	Units
				Industrial	Commercial		
1.5-V HSTL CLASS I	6 mA	GCLK	$t_{CO}$	2.857	2.857	6.106	ns
		GCLK PLL	$t_{CO}$	0.779	0.779	1.950	ns
1.5-V HSTL CLASS I	8 mA	GCLK	$t_{CO}$	2.842	2.842	6.098	ns
		GCLK PLL	$t_{CO}$	0.764	0.764	1.942	ns
LVDS	—	GCLK	$t_{CO}$	2.898	2.898	6.265	ns
		GCLK PLL	$t_{CO}$	0.831	0.831	2.129	ns

Table 4-75 lists I/O timing specifications.

**Table 4-75.** EP1AGX90 Column Pins Output Timing Parameters (Part 1 of 4)

I/O Standard	Drive Strength	Clock	Parameter	Fast Corner		–6 Speed Grade	Units
				Industrial	Commercial		
3.3-V LVTTTL	4 mA	GCLK	$t_{CO}$	3.141	3.141	7.164	ns
		GCLK PLL	$t_{CO}$	1.077	1.077	3.029	ns
3.3-V LVTTTL	8 mA	GCLK	$t_{CO}$	2.996	2.996	6.792	ns
		GCLK PLL	$t_{CO}$	0.932	0.932	2.657	ns
3.3-V LVTTTL	12 mA	GCLK	$t_{CO}$	2.929	2.929	6.792	ns
		GCLK PLL	$t_{CO}$	0.865	0.865	2.657	ns
3.3-V LVTTTL	16 mA	GCLK	$t_{CO}$	2.903	2.903	6.623	ns
		GCLK PLL	$t_{CO}$	0.839	0.839	2.488	ns
3.3-V LVTTTL	20 mA	GCLK	$t_{CO}$	2.881	2.881	6.498	ns
		GCLK PLL	$t_{CO}$	0.817	0.817	2.363	ns
3.3-V LVTTTL	24 mA	GCLK	$t_{CO}$	2.874	2.874	6.500	ns
		GCLK PLL	$t_{CO}$	0.810	0.810	2.365	ns
3.3-V LVCMOS	4 mA	GCLK	$t_{CO}$	2.996	2.996	6.792	ns
		GCLK PLL	$t_{CO}$	0.932	0.932	2.657	ns
3.3-V LVCMOS	8 mA	GCLK	$t_{CO}$	2.904	2.904	6.497	ns
		GCLK PLL	$t_{CO}$	0.840	0.840	2.362	ns
3.3-V LVCMOS	12 mA	GCLK	$t_{CO}$	2.876	2.876	6.419	ns
		GCLK PLL	$t_{CO}$	0.812	0.812	2.284	ns
3.3-V LVCMOS	16 mA	GCLK	$t_{CO}$	2.883	2.883	6.387	ns
		GCLK PLL	$t_{CO}$	0.819	0.819	2.252	ns
3.3-V LVCMOS	20 mA	GCLK	$t_{CO}$	2.870	2.870	6.369	ns
		GCLK PLL	$t_{CO}$	0.806	0.806	2.234	ns
3.3-V LVCMOS	24 mA	GCLK	$t_{CO}$	2.859	2.859	6.347	ns
		GCLK PLL	$t_{CO}$	0.795	0.795	2.212	ns
2.5 V	4 mA	GCLK	$t_{CO}$	2.958	2.958	6.824	ns
		GCLK PLL	$t_{CO}$	0.894	0.894	2.689	ns

**Table 4-75.** EP1AGX90 Column Pins Output Timing Parameters (Part 3 of 4)

I/O Standard	Drive Strength	Clock	Parameter	Fast Corner		–6 Speed Grade	Units
				Industrial	Commercial		
SSTL-18 CLASS I	6 mA	GCLK	$t_{CO}$	2.860	2.860	6.313	ns
		GCLK PLL	$t_{CO}$	0.798	0.798	2.182	ns
SSTL-18 CLASS I	8 mA	GCLK	$t_{CO}$	2.839	2.839	6.294	ns
		GCLK PLL	$t_{CO}$	0.777	0.777	2.163	ns
SSTL-18 CLASS I	10 mA	GCLK	$t_{CO}$	2.844	2.844	6.292	ns
		GCLK PLL	$t_{CO}$	0.782	0.782	2.161	ns
SSTL-18 CLASS I	12 mA	GCLK	$t_{CO}$	2.838	2.838	6.278	ns
		GCLK PLL	$t_{CO}$	0.776	0.776	2.147	ns
SSTL-18 CLASS II	8 mA	GCLK	$t_{CO}$	2.827	2.827	6.244	ns
		GCLK PLL	$t_{CO}$	0.765	0.765	2.113	ns
SSTL-18 CLASS II	16 mA	GCLK	$t_{CO}$	2.839	2.839	6.222	ns
		GCLK PLL	$t_{CO}$	0.777	0.777	2.091	ns
SSTL-18 CLASS II	18 mA	GCLK	$t_{CO}$	2.835	2.835	6.230	ns
		GCLK PLL	$t_{CO}$	0.773	0.773	2.099	ns
SSTL-18 CLASS II	20 mA	GCLK	$t_{CO}$	2.835	2.835	6.228	ns
		GCLK PLL	$t_{CO}$	0.773	0.773	2.097	ns
1.8-V HSTL CLASS I	4 mA	GCLK	$t_{CO}$	2.861	2.861	6.287	ns
		GCLK PLL	$t_{CO}$	0.797	0.797	2.152	ns
1.8-V HSTL CLASS I	6 mA	GCLK	$t_{CO}$	2.864	2.864	6.268	ns
		GCLK PLL	$t_{CO}$	0.802	0.802	2.137	ns
1.8-V HSTL CLASS I	8 mA	GCLK	$t_{CO}$	2.842	2.842	6.257	ns
		GCLK PLL	$t_{CO}$	0.780	0.780	2.126	ns
1.8-V HSTL CLASS I	10 mA	GCLK	$t_{CO}$	2.846	2.846	6.263	ns
		GCLK PLL	$t_{CO}$	0.784	0.784	2.132	ns
1.8-V HSTL CLASS I	12 mA	GCLK	$t_{CO}$	2.838	2.838	6.256	ns
		GCLK PLL	$t_{CO}$	0.776	0.776	2.125	ns
1.8-V HSTL CLASS II	16 mA	GCLK	$t_{CO}$	2.821	2.821	6.020	ns
		GCLK PLL	$t_{CO}$	0.759	0.759	1.889	ns
1.8-V HSTL CLASS II	18 mA	GCLK	$t_{CO}$	2.823	2.823	6.031	ns
		GCLK PLL	$t_{CO}$	0.761	0.761	1.900	ns
1.8-V HSTL CLASS II	20 mA	GCLK	$t_{CO}$	2.823	2.823	6.040	ns
		GCLK PLL	$t_{CO}$	0.761	0.761	1.909	ns
1.5-V HSTL CLASS I	4 mA	GCLK	$t_{CO}$	2.861	2.861	6.286	ns
		GCLK PLL	$t_{CO}$	0.797	0.797	2.151	ns
1.5-V HSTL CLASS I	6 mA	GCLK	$t_{CO}$	2.863	2.863	6.260	ns
		GCLK PLL	$t_{CO}$	0.801	0.801	2.129	ns
1.5-V HSTL CLASS I	8 mA	GCLK	$t_{CO}$	2.845	2.845	6.262	ns
		GCLK PLL	$t_{CO}$	0.783	0.783	2.131	ns

Table 4–99 lists performance notes.

**Table 4–99.** Arria GX Performance Notes

Applications		Resources Used			Performance
		ALUTs	TriMatrix Memory Blocks	DSP Blocks	–6 Speed Grade
LE	16-to-1 multiplexer	5	0	0	168.41
	32-to-1 multiplexer	11	0	0	334.11
	16-bit counter	16	0	0	374.0
	64-bit counter	64	0	0	168.41
TriMatrix Memory M512 block	Simple dual-port RAM 32 x 18 bit	0	1	0	348.0
	FIFO 32 x 18 bit	0	1	0	333.22
TriMatrix Memory M4K block	Simple dual-port RAM 128 x 36 bit	0	1	0	344.71
	True dual-port RAM 128 x 18 bit	0	1	0	348.0
TriMatrix Memory MegaRAM block	Single port RAM 4K x 144 bit	0	2	0	244.0
	Simple dual-port RAM 4K x 144 bit	0	1	0	292.0
	True dual-port RAM 4K x 144 bit	0	2	0	244.0
	Single port RAM 8K x 72 bit	0	1	0	247.0
	Simple dual-port RAM 8K x 72 bit	0	1	0	292.0
	Single port RAM 16K x 36 bit	0	1	0	254.0
	Simple dual-port RAM 16K x 36 bit	0	1	0	292.0
	True dual-port RAM 16K x 36 bit	0	1	0	251.0
	Single port RAM 32K x 18 bit	0	1	0	317.36
	Simple dual-port RAM 32K x 18 bit	0	1	0	292.0
	True dual-port RAM 32K x 18 bit	0	1	0	251.0
	Single port RAM 64K x 9 bit	0	1	0	254.0
	Simple dual-port RAM 64K x 9 bit	0	1	0	292.0
	True dual-port RAM 64K x 9 bit	0	1	0	251.0

**Table 4-115.** High-Speed I/O Specifications (Part 2 of 2) *Note (1), (2)*

Symbol	Conditions			-6 Speed Grade			Units
				Min	Typ	Max	
DPA lock time	Standard	Training Pattern	Transition Density		—	—	Number of repetitions
	SPI-4	000000000011 11111111	10%	256	—	—	
	Parallel Rapid I/O	00001111	25%	256	—	—	
		10010000	50%	256	—	—	
	Miscellaneous	10101010	100%	256	—	—	
		01010101	—	256	—	—	

**Notes to Table 4-115:**

- (1) When J = 4 to 10, the SERDES block is used.
- (2) When J = 1 or 2, the SERDES block is bypassed.
- (3) The input clock frequency and the W factor must satisfy the following fast PLL VCO specification:  $150 \leq \text{input clock frequency} \times W \leq 1,040$ .
- (4) The minimum specification is dependent on the clock source (fast PLL, enhanced PLL, clock pin, and so on) and the clock routing resource (global, regional, or local) used. The I/O differential buffer and input register do not have a minimum toggle rate.