

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Obsolete
Core Processor	C166SV2
Core Size	16-Bit
Speed	80MHz
Connectivity	CANbus, EBI/EMI, I ² C, LINbus, SPI, SSC, UART/USART, USI
Peripherals	I ² S, POR, PWM, WDT
Number of I/O	40
Program Memory Size	384KB (384K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	34K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 9x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	PG-LQFP-64-13
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/saf-xe162fm-48f80l-aa

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Previous Version(s):V2.0, 2009-03V1.3, 2008-09V1.2, 2008-09V1.1, 2008-06 PreliminaryV1.0, 2008-06 (Intermediate version)PageSubjects (major changes since last revisions)27ID registers added73ADC capacitances corrected (typ. vs. max.)77Conditions relaxed for Δf_{INT} Range for f_{WU} adapted according to PCN 2010-013-A Added statuu time from power-on t	XE162xI Revisio	M n History: V2.1, 2011-07
V2.0, 2009-03V1.3, 2008-09V1.2, 2008-09V1.1, 2008-06 PreliminaryV1.0, 2008-06 (Intermediate version)PageSubjects (major changes since last revisions)27ID registers added73ADC capacitances corrected (typ. vs. max.)77Conditions relaxed for Δf_{INT} Range for f_{WU} adapted according to PCN 2010-013-A Added statutum time from power-on t	Previous	version(s):
V1.3, 2008-09 V1.2, 2008-09 V1.1, 2008-06 Preliminary V1.0, 2008-06 (Intermediate version) Page Subjects (major changes since last revisions) 27 ID registers added 73 ADC capacitances corrected (typ. vs. max.) 77 Conditions relaxed for Δf_{INT} Range for f_{WU} adapted according to PCN 2010-013-A Added statup time from power-on t	V2.0, 20	09-03
V1.2, 2008-09 V1.1, 2008-06 Preliminary V1.0, 2008-06 (Intermediate version) Page Subjects (major changes since last revisions) 27 ID registers added 73 ADC capacitances corrected (typ. vs. max.) 77 Conditions relaxed for Δf_{INT} Range for f_{WU} adapted according to PCN 2010-013-A Added startup time from power-on t	V1.3, 20	08-09
V1.1, 2008-06 PreliminaryV1.0, 2008-06 (Intermediate version)PageSubjects (major changes since last revisions)27ID registers added73ADC capacitances corrected (typ. vs. max.)77Conditions relaxed for Δf_{INT} Range for f_{WU} adapted according to PCN 2010-013-A Added startup time from power-on t	V1.2, 20	08-09
V1.0, 2008-06 (Intermediate version)PageSubjects (major changes since last revisions)27ID registers added73ADC capacitances corrected (typ. vs. max.)77Conditions relaxed for Δf_{INT} Range for f_{WU} adapted according to PCN 2010-013-A Added startup time from power-on t	V1.1, 20	08-06 Preliminary
PageSubjects (major changes since last revisions)27ID registers added73ADC capacitances corrected (typ. vs. max.)77Conditions relaxed for Δf_{INT} Range for f_{WU} adapted according to PCN 2010-013-A Added startup time from power on t	V1.0, 20	08-06 (Intermediate version)
27ID registers added73ADC capacitances corrected (typ. vs. max.)77Conditions relaxed for Δf_{INT} Range for f_{WU} adapted according to PCN 2010-013-A Added startup time from power-on t	Page	Subjects (major changes since last revisions)
73ADC capacitances corrected (typ. vs. max.)77Conditions relaxed for Δf_{INT} Range for f_{WU} adapted according to PCN 2010-013-A Added startup time from power on t	27	ID registers added
77 Conditions relaxed for Δf_{INT} Range for f_{WU} adapted according to PCN 2010-013-A	73	ADC capacitances corrected (typ. vs. max.)
Range for f_{WU} adapted according to PCN 2010-013-A	77	Conditions relaxed for $\Delta f_{\rm INT}$
Addad startup time trom power-op t		Range for f_{WU} adapted according to PCN 2010-013-A
		Added startup time from power-on t _{SPO}
127 Quality declarations added	127	Quality declarations added

Trademarks

C166[™], TriCore[™], and DAVE[™] are trademarks of Infineon Technologies AG.

We Listen to Your Comments

Is there any information in this document that you feel is wrong, unclear or missing? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com





Summary of Features

1.1 Basic Device Types

Basic device types are available and can be ordered through Infineon's direct and/or distribution channels.

	-			r	
Derivative ¹⁾	Flash Memory ²⁾	PSRAM DSRAM ³⁾	Capt./Comp. Modules	ADC ⁴⁾ Chan.	Interfaces ⁴⁾
XE162FM- 72FxxL	576 Kbytes	32 Kbytes 16 Kbytes	CC2 CCU60	7 + 2	2 CAN Nodes, 6 Serial Chan.
XE162FM- 48FxxL	384 Kbytes	16 Kbytes 16 Kbytes	CC2 CCU60	7 + 2	2 CAN Nodes, 6 Serial Chan.
XE162FM- 24FxxL	192 Kbytes	10 Kbytes 16 Kbytes	CC2 CCU60	7 + 2	2 CAN Nodes, 6 Serial Chan.
XE162HM- 72FxxL	576 Kbytes	32 Kbytes 16 Kbytes	CC2 CCU60	7 + 2	No CAN Node, 6 Serial Chan.
XE162HM- 48FxxL	384 Kbytes	16 Kbytes 16 Kbytes	CC2 CCU60	7 + 2	No CAN Node, 6 Serial Chan.
XE162HM- 24FxxL	192 Kbytes	10 Kbytes 16 Kbytes	CC2 CCU60	7 + 2	No CAN Node, 6 Serial Chan.

Table 1Synopsis of XE162xM Basic Device Types

1) xx is a placeholder for the available speed grade (in MHz).

2) Specific information about the on-chip Flash memory in Table 2.

3) All derivatives additionally provide 8 Kbytes SBRAM and 2 Kbytes DPRAM.

 Specific information about the available channels in Table 4. Analog input channels are listed for each Analog/Digital Converter module separately (ADC0 + ADC1).



XE162FM, XE162HM XE166 Family / Base Line

General Device Information

Table	able 5 Pin Definitions and Functions (cont'd)								
Pin	Symbol	Ctrl.	Туре	Function					
20	P5.8	I	In/A	Bit 8 of Port 5, General Purpose Input					
	ADC0_CH8	I	In/A	Analog Input Channel 8 for ADC0					
	ADC1_CH8	I	In/A	Analog Input Channel 8 for ADC1					
	CCU6x_T12H RC	I	In/A	External Run Control Input for T12 of CCU60/1					
	CCU6x_T13H RC	I	In/A	External Run Control Input for T13 of CCU60/1					
	U2C0_DX0F	1	In/A	USIC2 Channel 0 Shift Data Input					
21	P5.10	1	In/A	Bit 10 of Port 5, General Purpose Input					
	ADC0_CH10	1	In/A	Analog Input Channel 10 for ADC0					
	ADC1_CH10	I	In/A	Analog Input Channel 10 for ADC1					
	BRKIN_A	1	In/A	OCDS Break Signal Input					
	U2C1_DX0F	1	In/A	USIC2 Channel 1 Shift Data Input					
22	P5.13	I	In/A	Bit 13 of Port 5, General Purpose Input					
	ADC0_CH13	1	In/A	Analog Input Channel 13 for ADC0					
23	P5.15	1	In/A	Bit 15 of Port 5, General Purpose Input					
	ADC0_CH15	1	In/A	Analog Input Channel 15 for ADC0					
25	P2.0	O0 / I	St/B	Bit 0 of Port 2, General Purpose Input/Output					
	RxDC0C	1	St/B	CAN Node 0 Receive Data Input					
	T5INB	1	St/B	GPT12E Timer T5 Count/Gate Input					
26	P2.1	O0 / I	St/B	Bit 1 of Port 2, General Purpose Input/Output					
	TxDC0	01	St/B	CAN Node 0 Transmit Data Output					
	T5EUDB	I	St/B	GPT12E Timer T5 External Up/Down Control Input					
	ESR1_5	1	St/B	ESR1 Trigger Input 5					
27	P2.2	O0 / I	St/B	Bit 2 of Port 2, General Purpose Input/Output					
	TxDC1	01	St/B	CAN Node 1 Transmit Data Output					
	ESR2_5	I	St/B	ESR2 Trigger Input 5					



XE162FM, XE162HM XE166 Family / Base Line

General Device Information

Table	Fin Definitions and Functions (cont'd)						
Pin	Symbol	Ctrl.	Туре	Function			
28	P2.3	O0 / I	St/B	Bit 3 of Port 2, General Purpose Input/Output			
	U0C0_DOUT	01	St/B	USIC0 Channel 0 Shift Data Output			
	CC2_CC16	O3 / I	St/B	CAPCOM2 CC16IO Capture Inp./ Compare Out.			
	ESR2_0	I	St/B	ESR2 Trigger Input 0			
	U0C0_DX0E	I	St/B	USIC0 Channel 0 Shift Data Input			
	U0C1_DX0D	I	St/B	USIC0 Channel 1 Shift Data Input			
_	RxDC0A	Ι	St/B	CAN Node 0 Receive Data Input			
29	P2.4	O0 / I	St/B	Bit 4 of Port 2, General Purpose Input/Output			
	U0C1_DOUT	01	St/B	USIC0 Channel 1 Shift Data Output			
	TxDC0	02	St/B	CAN Node 0 Transmit Data Output			
	CC2_CC17	O3 / I	St/B	CAPCOM2 CC17IO Capture Inp./ Compare Out.			
	ESR1_0	I	St/B	ESR1 Trigger Input 0			
	U0C0_DX0F	I	St/B	USIC0 Channel 0 Shift Data Input			
	RxDC1A	I	St/B	CAN Node 1 Receive Data Input			
30	P2.5	O0 / I	St/B	Bit 5 of Port 2, General Purpose Input/Output			
	U0C0_SCLK OUT	O1	St/B	USIC0 Channel 0 Shift Clock Output			
	TxDC0	02	St/B	CAN Node 0 Transmit Data Output			
	CC2_CC18	O3 / I	St/B	CAPCOM2 CC18IO Capture Inp./ Compare Out.			
	U0C0_DX1D	I	St/B	USIC0 Channel 0 Shift Clock Input			
_	ESR1_10	I	St/B	ESR1 Trigger Input 10			
31	P2.6	O0 / I	St/B	Bit 6 of Port 2, General Purpose Input/Output			
	U0C0_SELO 0	O1	St/B	USIC0 Channel 0 Select/Control 0 Output			
	U0C1_SELO 1	O2	St/B	USIC0 Channel 1 Select/Control 1 Output			
	CC2_CC19	O3 / I	St/B	CAPCOM2 CC19IO Capture Inp./ Compare Out.			
	U0C0_DX2D	I	St/B	USIC0 Channel 0 Shift Control Input			
	RxDC0D	I	St/B	CAN Node 0 Receive Data Input			
	ESR2_6	I	St/B	ESR2 Trigger Input 6			



General Device Information

Pin	Symbol	Ctrl.	Туре	Function
62	PORST	1	In/B	Power On Reset Input A low level at this pin resets the XE162xM completely. A spike filter suppresses input pulses <10 ns. Input pulses >100 ns safely pass the filter. The minimum duration for a safe recognition should be 120 ns. An internal pull-up device will hold this pin high when nothing is driving it.
63	ESR0	O0 / I	St/B	External Service Request 0 After power-up, ESR0 operates as open-drain bidirectional reset with a weak pull-up.
	U1C0_DX0E	I	St/B	USIC1 Channel 0 Shift Data Input
	U1C0_DX2B	I	St/B	USIC1 Channel 0 Shift Control Input
6	V _{DDIM}	-	PS/M	Digital Core Supply Voltage for Domain M Decouple with a ceramic capacitor, see Data Sheet for details.
24, 41, 57	V _{DDI1}	-	PS/1	Digital Core Supply Voltage for Domain 1 Decouple with a ceramic capacitor, see Data Sheet for details. All V_{DD11} pins must be connected to each other.
9	V _{DDPA}	-	PS/A	Digital Pad Supply Voltage for Domain A Connect decoupling capacitors to adjacent V _{DDP} /V _{SS} pin pairs as close as possible to the pins. Note: The A/D_Converters and ports P5, P6 and P15 are fed from supply voltage V _{DDPA} .

Table 5 Pin Definitions and Functions (cont'd)



XE162FM, XE162HM XE166 Family / Base Line

General Device Information

Pin	Symbol	Ctrl.	Туре	Function
2, 16, 18, 22	V _{DDPB}	-	PS/B	Digital Pad Supply Voltage for Domain B Connect decoupling capacitors to adjacent $V_{\text{DDP}}/V_{\text{SS}}$ pin pairs as close as possible to the pins.
32, 34, 48, 50, 64				Note: The on-chip voltage regulators and all ports except P5, P6 and P15 are fed from supply voltage V _{DDPB} .
1, 17, 33,	V _{SS}	-	PS/	Digital Ground All V_{SS} pins must be connected to the ground-line or ground-plane.
49				Note: Also the exposed pad is connected internally to V_{SS} . To improve the EMC behavior, it is recommended to connect the exposed pad to the board ground. For thermal aspects, please refer to the Data Sheet. Board layout examples are given in an application note.

Table 5 Pin Definitions and Functions (cont'd)



3.5 Interrupt System

The architecture of the XE162xM supports several mechanisms for fast and flexible response to service requests; these can be generated from various sources internal or external to the microcontroller. Any of these interrupt requests can be programmed to be serviced by the Interrupt Controller or by the Peripheral Event Controller (PEC).

Where in a standard interrupt service the current program execution is suspended and a branch to the interrupt vector table is performed, just one cycle is 'stolen' from the current CPU activity to perform a PEC service. A PEC service implies a single byte or word data transfer between any two memory locations with an additional increment of either the PEC source pointer, the destination pointer, or both. An individual PEC transfer counter is implicitly decremented for each PEC service except when performing in the continuous transfer mode. When this counter reaches zero, a standard interrupt is performed to the corresponding source-related vector location. PEC services are particularly well suited to supporting the transmission or reception of blocks of data. The XE162xM has eight PEC channels, each whith fast interrupt-driven data transfer capabilities.

With a minimum interrupt response time of 7/11¹⁾ CPU clocks, the XE162xM can react quickly to the occurrence of non-deterministic events.

Interrupt Nodes and Source Selection

The interrupt system provides 96 physical nodes with separate control register containing an interrupt request flag, an interrupt enable flag and an interrupt priority bit field. Most interrupt sources are assigned to a dedicated node. A particular subset of interrupt sources shares a set of nodes. The source selection can be programmed using the interrupt source selection (ISSR) registers.

External Request Unit (ERU)

A dedicated External Request Unit (ERU) is provided to route and preprocess selected on-chip peripheral and external interrupt requests. The ERU features 4 programmable input channels with event trigger logic (ETL) a routing matrix and 4 output gating units (OGU). The ETL features rising edge, falling edge, or both edges event detection. The OGU combines the detected interrupt events and provides filtering capabilities depending on a programmable pattern match or miss.

Trap Processing

The XE162xM provides efficient mechanisms to identify and process exceptions or error conditions that arise during run-time, the so-called 'Hardware Traps'. A hardware trap causes an immediate system reaction similar to a standard interrupt service (branching

¹⁾ Depending if the jump cache is used or not.





Figure 8 Block Diagram of GPT1



With its maximum resolution of 2 system clock cycles, the **GPT2 module** provides precise event control and time measurement. It includes two timers (T5, T6) and a capture/reload register (CAPREL). Both timers can be clocked with an input clock which is derived from the CPU clock via a programmable prescaler or with external signals. The counting direction (up/down) for each timer can be programmed by software or altered dynamically with an external signal on a port pin (TxEUD). Concatenation of the timers is supported with the output toggle latch (T6OTL) of timer T6, which changes its state on each timer overflow/underflow.

The state of this latch may be used to clock timer T5, and/or it may be output on pin T6OUT. The overflows/underflows of timer T6 can also be used to clock the CAPCOM2 timers and to initiate a reload from the CAPREL register.

The CAPREL register can capture the contents of timer T5 based on an external signal transition on the corresponding port pin (CAPIN); timer T5 may optionally be cleared after the capture procedure. This allows the XE162xM to measure absolute time differences or to perform pulse multiplication without software overhead.

The capture trigger (timer T5 to CAPREL) can also be generated upon transitions of GPT1 timer T3 inputs T3IN and/or T3EUD. This is especially advantageous when T3 operates in Incremental Interface Mode.



3.10 Real Time Clock

The Real Time Clock (RTC) module of the XE162xM can be clocked with a clock signal selected from internal sources or external sources (pins).

The RTC basically consists of a chain of divider blocks:

- Selectable 32:1 and 8:1 dividers (on off)
- The reloadable 16-bit timer T14
- The 32-bit RTC timer block (accessible via registers RTCH and RTCL) consisting of: – a reloadable 10-bit timer
 - a reloadable 6-bit timer
 - a reloadable 6-bit timer
 - a reloadable 10-bit timer

All timers count up. Each timer can generate an interrupt request. All requests are combined to a common node request.



Figure 10 RTC Block Diagram

Note: The registers associated with the RTC are only affected by a power reset.



The RTC module can be used for different purposes:

- System clock to determine the current time and date
- Cyclic time-based interrupt, to provide a system time tick independent of CPU frequency and other resources
- 48-bit timer for long-term measurements
- Alarm interrupt at a defined time



3.12 Universal Serial Interface Channel Modules (USIC)

The XE162xM features the USIC modules USIC0, USIC1, USIC2. Each module provides two serial communication channels.

The Universal Serial Interface Channel (USIC) module is based on a generic data shift and data storage structure which is identical for all supported serial communication protocols. Each channel supports complete full-duplex operation with a basic data buffer structure (one transmit buffer and two receive buffer stages). In addition, the data handling software can use FIFOs.

The protocol part (generation of shift clock/data/control signals) is independent of the general part and is handled by protocol-specific preprocessors (PPPs).

The USIC's input/output lines are connected to pins by a pin routing unit. The inputs and outputs of each USIC channel can be assigned to different interface pins, providing great flexibility to the application software. All assignments can be made during runtime.



Figure 11 General Structure of a USIC Module

The regular structure of the USIC module brings the following advantages:

- Higher flexibility through configuration with same look-and-feel for data management
- Reduced complexity for low-level drivers serving different protocols
- Wide range of protocols with improved performances (baud rate, buffer handling)



3.18 Instruction Set Summary

Table 10 lists the instructions of the XE162xM.

The addressing modes that can be used with a specific instruction, the function of the instructions, parameters for conditional execution of instructions, and the opcodes for each instruction can be found in the "**Instruction Set Manual**".

This document also provides a detailed description of each instruction.

Mnemonic	Description	Bytes
ADD(B)	Add word (byte) operands	2/4
ADDC(B)	Add word (byte) operands with Carry	2/4
SUB(B)	Subtract word (byte) operands	2/4
SUBC(B)	Subtract word (byte) operands with Carry	2/4
MUL(U)	(Un)Signed multiply direct GPR by direct GPR (16- \times 16-bit)	2
DIV(U)	(Un)Signed divide register MDL by direct GPR (16-/16-bit)	2
DIVL(U)	(Un)Signed long divide reg. MD by direct GPR (32-/16-bit)	2
CPL(B)	Complement direct word (byte) GPR	2
NEG(B)	Negate direct word (byte) GPR	2
AND(B)	Bitwise AND, (word/byte operands)	2/4
OR(B)	Bitwise OR, (word/byte operands)	2/4
XOR(B)	Bitwise exclusive OR, (word/byte operands)	2/4
BCLR/BSET	Clear/Set direct bit	2
BMOV(N)	Move (negated) direct bit to direct bit	4
BAND/BOR/BXOR	AND/OR/XOR direct bit with direct bit	4
BCMP	Compare direct bit to direct bit	4
BFLDH/BFLDL	Bitwise modify masked high/low byte of bit-addressable direct word memory with immediate data	4
CMP(B)	Compare word (byte) operands	2/4
CMPD1/2	Compare word data to GPR and decrement GPR by 1/2	2/4
CMPI1/2	Compare word data to GPR and increment GPR by 1/2	2/4
PRIOR	Determine number of shift cycles to normalize direct word GPR and store result in direct word GPR	2
SHL/SHR	Shift left/right direct word GPR	2

Table 10 Instruction Set Summary



4.2 DC Parameters

These parameters are static or average values that may be exceeded during switching transitions (e.g. output current).

Leakage current is strongly dependent on the operating temperature and the voltage level at the respective pin. The maximum values in the following tables apply under worst case conditions, i.e. maximum temperature and an input level equal to the supply voltage.

The value for the leakage current in an application can be determined by using the respective leakage derating formula (see tables) with values from that application.

The pads of the XE162xM are designed to operate in various driver modes. The DC parameter specifications refer to the pad current limits specified in **Section 4.6.4**.

Supply Voltage Restrictions

The XE162xM can operate within a wide supply voltage range from 3.0 V to 5.5 V. However, during operation this supply voltage must remain within 10 percent of the selected nominal supply voltage. It cannot vary across the full operating voltage range.

Because of the supply voltage restriction and because electrical behavior depends on the supply voltage, the parameters are specified separately for the upper and the lower voltage range.

During operation, the supply voltages may only change with a maximum speed of dV/dt < 1 V/ms.

During power-on sequences, the supply voltages may only change with a maximum speed of dV/dt < 5 V/ μ s, i.e. the target supply voltage may be reached earliest after approx. 1 μ s.

Note: To limit the speed of supply voltage changes, the employment of external buffer capacitors at pins V_{DDPA}/V_{DDPB} is recommended.



Pullup/Pulldown Device Behavior

Most pins of the XE162xM feature pullup or pulldown devices. For some special pins these are fixed; for the port pins they can be selected by the application.

The specified current values indicate how to load the respective pin depending on the intended signal level. **Figure 13** shows the current paths.

The shaded resistors shown in the figure may be required to compensate system pull currents that do not match the given limit values.



Figure 13 Pullup/Pulldown Current Definition



4.4 System Parameters

The following parameters specify several aspects which are important when integrating the XE162xM into an application system.

Note: These parameters are not subject to production test but verified by design and/or characterization.

Note: Operating Conditions apply.

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Short-term deviation of internal clock source frequency ¹⁾	∆f _{INT} CC	-1	-	1	%	⊿ <i>T</i> _J ≤ 10 °C
Internal clock source frequency	$f_{INT}CC$	4.8	5.0	5.2	MHz	
Wakeup clock source	$f_{\rm WU}{ m CC}$	400	-	700	kHz	FREQSEL= 00
frequency ²⁾		210	-	390	kHz	FREQSEL= 01
		140	-	260	kHz	FREQSEL= 10
		110	-	200	kHz	FREQSEL= 11
Startup time from power- on with code execution from Flash	t _{SPO} CC	1.8	2.2	2.7	ms	$f_{\rm WU}$ = 500 kHz
Startup time from stopover mode with code execution from PSRAM	t _{SSO} CC	11 / f _{WU} ³⁾	-	12 / f _{WU} ³⁾	μS	
Core voltage (PVC) supervision level	V _{PVC} CC	V _{LV} - 0.03	V _{LV}	V _{LV} + 0.07 ₄₎	V	5)
Supply watchdog (SWD) supervision level	V _{SWD} CC	V _{LV} - 0.10 ⁶⁾	$V_{\rm LV}$	V _{LV} + 0.15	V	Lower voltage range ⁵⁾
		V _{LV} - 0.15	V_{LV}	V _{LV} + 0.15	V	Upper voltage range ⁵⁾

Table 19 Various System Parameters

 The short-term frequency deviation refers to a timeframe of a few hours and is measured relative to the current frequency at the beginning of the respective timeframe. This parameter is useful to determine a time span for re-triggering a LIN synchronization.

 This parameter is tested for the fastest and the slowest selection. The medium selections are not subject to production test - verified by design/characterization



Table 22	Flash	Parameters ((cont'd)
		i alamotoro i	

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Number of erase cycles	N _{Er} SR	-	-	15 000	cycle s	$t_{RET} \ge 5$ years; Valid for up to 64 user- selected sectors (data storage)
		-	-	1 000	cycle s	$t_{RET} \ge 20$ years

 All Flash module(s) can be erased/programmed while code is executed and/or data is read from only one Flash module or from PSRAM. The Flash module that delivers code/data can, of course, not be erased/programmed.

 Flash module 3 can be erased/programmed while code is executed and/or data is read from any other Flash module.

3) Value of IMB_IMBCTRL.WSFLASH.

4) Programming and erase times depend on the internal Flash clock source. The control state machine needs a few system clock cycles. This increases the stated durations noticably only at extremely low system clock frequencies.

Access to the XE162xM Flash modules is controlled by the IMB. Built-in prefetch mechanisms optimize the performance for sequential access.

Flash access waitstates only affect non-sequential access. Due to prefetch mechanisms, the performance for sequential access (depending on the software structure) is only partially influenced by waitstates.



4.6 AC Parameters

These parameters describe the dynamic behavior of the XE162xM.

4.6.1 Testing Waveforms

These values are used for characterization and production testing (except pin XTAL1).



Figure 17 Input Output Waveforms







Package and Reliability

5 Package and Reliability

The XE166 Family devices use the package type PG-LQFP (Plastic Green - Low Profile Quad Flat Package). The following specifications must be regarded to ensure proper integration of the XE162xM in its target environment.

5.1 Packaging

These parameters specify the packaging rather than the silicon.

Parameter	Symbol	Lin	nit Values	Unit	Notes
		Min.	Max.		
Power Dissipation	P _{DISS}	_	1.0	W	-
Thermal resistance	$R_{\Theta JA}$	-	58	K/W	No thermal via ¹⁾
Junction-Ambient			46	K/W	4-layer, no pad ²⁾

 Table 35
 Package Parameters (PG-LQFP-64-13)

1) Device mounted on a 2-layer JEDEC board (according to JESD 51-3) or a 4-layer board without thermal vias; exposed pad not soldered.

2) Device mounted on a 4-layer JEDEC board (according to JESD 51-7) with thermal vias.

Package Compatibility Considerations

The XE162xM is a member of the XE166 Family of microcontrollers. It is also compatible to a certain extent with members of similar families or subfamilies.

Each package is optimized for the device it houses. Therefore, there may be slight differences between packages of the same pin-count but for different device types. In particular, the size of the Exposed Pad (if present) may vary.

If different device types are considered or planned for an application, it must be ensured that the board layout fits all packages under consideration.



Package and Reliability

5.2 Thermal Considerations

When operating the XE162xM in a system, the total heat generated in the chip must be dissipated to the ambient environment to prevent overheating and the resulting thermal damage.

The maximum heat that can be dissipated depends on the package and its integration into the target board. The "Thermal resistance $R_{\Theta JA}$ " quantifies these parameters. The power dissipation must be limited so that the average junction temperature does not exceed 125 °C.

The difference between junction temperature and ambient temperature is determined by $\Delta T = (P_{INT} + P_{IOSTAT} + P_{IODYN}) \times R_{\Theta,IA}$

The internal power consumption is defined as

 $P_{\text{INT}} = V_{\text{DDP}} \times I_{\text{DDP}}$ (switching current and leakage current).

The static external power consumption caused by the output drivers is defined as $P_{\text{IOSTAT}} = \Sigma((V_{\text{DDP}} \cdot V_{\text{OH}}) \times I_{\text{OH}}) + \Sigma(V_{\text{OL}} \times I_{\text{OL}})$

The dynamic external power consumption caused by the output drivers (P_{IODYN}) depends on the capacitive load connected to the respective pins and their switching frequencies.

If the total power dissipation for a given system configuration exceeds the defined limit, countermeasures must be taken to ensure proper system operation:

- Reduce V_{DDP} , if possible in the system
- Reduce the system frequency
- · Reduce the number of output pins
- Reduce the load on active output drivers