

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Obsolete
Core Processor	C166SV2
Core Size	16-Bit
Speed	80MHz
Connectivity	CANbus, EBI/EMI, I ² C, LINbus, SPI, SSC, UART/USART, USI
Peripherals	I ² S, POR, PWM, WDT
Number of I/O	40
Program Memory Size	576KB (576K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	50K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 9x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	PG-LQFP-64-13
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xe162fm72f80laafxuma1

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



General Device Information

2 General Device Information

The XE162xM series (16-Bit Single-Chip

Real Time Signal Controller) is a part of the Infineon XE166 Family of full-feature singlechip CMOS microcontrollers. These devices extend the functionality and performance of the C166 Family in terms of instructions (MAC unit), peripherals, and speed. They combine high CPU performance (up to 80 million instructions per second) with extended peripheral functionality and enhanced IO capabilities. Optimized peripherals can be adapted flexibly to meet the application requirements. These derivatives utilize clock generation via PLL and internal or external clock sources. On-chip memory modules include program Flash, program RAM, and data RAM.



Figure 2 XE162xM Logic Symbol



XE162FM, XE162HM XE166 Family / Base Line

General Device Information

Tabl	Fin Definitions and Functions (cont'd)						
Pin	Symbol	Ctrl.	Туре	Function			
7	P6.0	O0 / I	DA/A	Bit 0 of Port 6, General Purpose Input/Output			
	EMUX0	O1	DA/A	External Analog MUX Control Output 0 (ADC0)			
	BRKOUT	O3	DA/A	OCDS Break Signal Output			
	ADCx_REQG TyG	I	DA/A	External Request Gate Input for ADC0/1			
	U1C1_DX0E	I	DA/A	USIC1 Channel 1 Shift Data Input			
8	P6.1	O0 / I	DA/A	Bit 1 of Port 6, General Purpose Input/Output			
	EMUX1	01	DA/A	External Analog MUX Control Output 1 (ADC0)			
	T3OUT	O2	DA/A	GPT12E Timer T3 Toggle Latch Output			
	U1C1_DOUT	O3	DA/A	USIC1 Channel 1 Shift Data Output			
	ADCx_REQT RyE	I	DA/A	External Request Trigger Input for ADC0/1			
	ESR1_6	I	DA/A	ESR1 Trigger Input 6			
10	P15.0	I	In/A	Bit 0 of Port 15, General Purpose Input			
	ADC1_CH0	I	In/A	Analog Input Channel 0 for ADC1			
11	P15.4	I	In/A	Bit 4 of Port 15, General Purpose Input			
	ADC1_CH4	I	In/A	Analog Input Channel 4 for ADC1			
	T6INA	I	In/A	GPT12E Timer T6 Count/Gate Input			
12	V_{AREF}	-	PS/A	Reference Voltage for A/D Converters ADC0/1			
13	V_{AGND}	-	PS/A	Reference Ground for A/D Converters ADC0/1			
14	P5.0	I	In/A	Bit 0 of Port 5, General Purpose Input			
	ADC0_CH0	I	In/A	Analog Input Channel 0 for ADC0			
15	P5.2	I	In/A	Bit 2 of Port 5, General Purpose Input			
	ADC0_CH2	I	In/A	Analog Input Channel 2 for ADC0			
	TDI_A	I	In/A	JTAG Test Data Input			
19	P5.4	I	In/A	Bit 4 of Port 5, General Purpose Input			
	ADC0_CH4	I	In/A	Analog Input Channel 4 for ADC0			
	T3EUDA	1	In/A	GPT12E Timer T3 External Up/Down Control Input			
	TMS_A	I	In/A	JTAG Test Mode Selection Input			



XE162FM, XE162HM XE166 Family / Base Line

General Device Information

Table	Pin Definitions and Functions (cont'd)								
Pin	Symbol	Ctrl.	Туре	Function					
20	P5.8	I	In/A	Bit 8 of Port 5, General Purpose Input					
	ADC0_CH8	I	In/A	Analog Input Channel 8 for ADC0					
	ADC1_CH8	I	In/A	Analog Input Channel 8 for ADC1					
	CCU6x_T12H RC	I	In/A	External Run Control Input for T12 of CCU60/					
	CCU6x_T13H RC	I	In/A	External Run Control Input for T13 of CCU60					
	U2C0_DX0F	1	In/A	USIC2 Channel 0 Shift Data Input					
21	P5.10	1	In/A	Bit 10 of Port 5, General Purpose Input					
	ADC0_CH10	1	In/A	Analog Input Channel 10 for ADC0					
	ADC1_CH10	I	In/A	Analog Input Channel 10 for ADC1					
	BRKIN_A	1	In/A	OCDS Break Signal Input					
	U2C1_DX0F	1	In/A	USIC2 Channel 1 Shift Data Input					
22	P5.13	I	In/A	Bit 13 of Port 5, General Purpose Input					
	ADC0_CH13	1	In/A	Analog Input Channel 13 for ADC0					
23	P5.15	1	In/A	Bit 15 of Port 5, General Purpose Input					
	ADC0_CH15	1	In/A	Analog Input Channel 15 for ADC0					
25	P2.0	O0 / I	St/B	Bit 0 of Port 2, General Purpose Input/Output					
	RxDC0C	1	St/B	CAN Node 0 Receive Data Input					
	T5INB	1	St/B	GPT12E Timer T5 Count/Gate Input					
26	P2.1	O0 / I	St/B	Bit 1 of Port 2, General Purpose Input/Output					
	TxDC0	01	St/B	CAN Node 0 Transmit Data Output					
	T5EUDB	I	St/B	GPT12E Timer T5 External Up/Down Control Input					
	ESR1_5	1	St/B	ESR1 Trigger Input 5					
27	P2.2	O0 / I	St/B	Bit 2 of Port 2, General Purpose Input/Output					
	TxDC1	01	St/B	CAN Node 1 Transmit Data Output					
	ESR2_5	I	St/B	ESR2 Trigger Input 5					



XE162FM, XE162HM XE166 Family / Base Line

General Device Information

Table	Table 5 Pin Definitions and Functions (cont'd)								
Pin	Symbol	Ctrl.	Туре	Function					
35	P2.7	O0 / I	St/B	Bit 7 of Port 2, General Purpose Input/Output					
	U0C1_SELO 0	01	St/B	USIC0 Channel 1 Select/Control 0 Output					
	U0C0_SELO 1	O2	St/B	USIC0 Channel 0 Select/Control 1 Output					
	CC2_CC20	O3 / I	St/B	CAPCOM2 CC20IO Capture Inp./ Compare Out.					
	U0C1_DX2C	I	St/B	USIC0 Channel 1 Shift Control Input					
	RxDC1C	I	St/B	CAN Node 1 Receive Data Input					
	ESR2_7	I	St/B	ESR2 Trigger Input 7					
36	P2.8	O0 / I	DP/B	Bit 8 of Port 2, General Purpose Input/Output					
	U0C1_SCLK OUT	01	DP/B	USIC0 Channel 1 Shift Clock Output					
	EXTCLK	O2	DP/B	Programmable Clock Signal Output					
	CC2_CC21	O3 / I	DP/B	CAPCOM2 CC21IO Capture Inp./ Compare Out.					
	U0C1_DX1D	I	DP/B	USIC0 Channel 1 Shift Clock Input					
37	P2.9	O0 / I	St/B	Bit 9 of Port 2, General Purpose Input/Output					
	U0C1_DOUT	01	St/B	USIC0 Channel 1 Shift Data Output					
	TxDC1	02	St/B	CAN Node 1 Transmit Data Output					
	CC2_CC22	O3 / I	St/B	CAPCOM2 CC22IO Capture Inp./ Compare Out.					
	CLKIN1	I	St/B	Clock Signal Input 1					
	TCK_A	IH	St/B	DAP0/JTAG Clock Input If JTAG pos. A is selected during start-up, an internal pull-up device will hold this pin high when nothing is driving it. If DAP pos. 0 is selected during start-up, an internal pull-down device will hold this pin low when nothing is driving it.					



General Device Information

Table	Pin Definitions and Functions (cont'd)								
Pin	Symbol	Ctrl.	Туре	Function					
52	P10.9	O0 / I	St/B	Bit 9 of Port 10, General Purpose Input/Output					
	U0C0_SELO 4	01	St/B	USIC0 Channel 0 Select/Control 4 Output					
	U0C1_MCLK OUT	02	St/B	USIC0 Channel 1 Master Clock Output					
	CCU60_CCP OS2A	I	St/B	CCU60 Position Input 2					
	TCK_B	IH	St/B	DAP0/JTAG Clock Input If JTAG pos. B is selected during start-up, an internal pull-up device will hold this pin high when nothing is driving it. If DAP pos. 1 is selected during start-up, an internal pull-down device will hold this pin low when nothing is driving it.					
	T3INB	I	St/B	GPT12E Timer T3 Count/Gate Input					
53	P10.10	O0 / I	St/B	Bit 10 of Port 10, General Purpose Input/Output					
	U0C0_SELO 0	01	St/B	USIC0 Channel 0 Select/Control 0 Output					
	CCU60_COU T63	02	St/B	CCU60 Channel 3 Output					
	U0C0_DX2C	I	St/B	USIC0 Channel 0 Shift Control Input					
	U0C1_DX1A	I	St/B	USIC0 Channel 1 Shift Clock Input					
_	TDI_B	IH	St/B	JTAG Test Data Input If JTAG pos. B is selected during start-up, an internal pull-up device will hold this pin high when nothing is driving it.					
54	P10.11	O0 / I	St/B	Bit 11 of Port 10, General Purpose Input/Output					
	U1C0_SCLK OUT	01	St/B	USIC1 Channel 0 Shift Clock Output					
	BRKOUT	O2	St/B	OCDS Break Signal Output					
	U1C0_DX1D	I	St/B	USIC1 Channel 0 Shift Clock Input					
	TMS_B	IH	St/B	JTAG Test Mode Selection Input If JTAG pos. B is selected during start-up, an internal pull-up device will hold this pin high when nothing is driving it.					



With this hardware most XE162xM instructions are executed in a single machine cycle of 12.5 ns with an 80-MHz CPU clock. For example, shift and rotate instructions are always processed during one machine cycle, no matter how many bits are shifted. Also, multiplication and most MAC instructions execute in one cycle. All multiple-cycle instructions have been optimized so that they can be executed very fast; for example, a 32-/16-bit division is started within 4 cycles while the remaining cycles are executed in the background. Another pipeline optimization, the branch target prediction, eliminates the execution time of branch instructions if the prediction was correct.

The CPU has a register context consisting of up to three register banks with 16 wordwide GPRs each at its disposal. One of these register banks is physically allocated within the on-chip DPRAM area. A Context Pointer (CP) register determines the base address of the active register bank accessed by the CPU at any time. The number of these register bank copies is only restricted by the available internal RAM space. For easy parameter passing, a register bank may overlap others.

A system stack of up to 32 Kwords is provided for storage of temporary data. The system stack can be allocated to any location within the address space (preferably in the on-chip RAM area); it is accessed by the CPU with the stack pointer (SP) register. Two separate SFRs, STKOV and STKUN, are implicitly compared with the stack pointer value during each stack access to detect stack overflow or underflow.

The high performance of the CPU hardware implementation can be best utilized by the programmer with the highly efficient XE162xM instruction set. This includes the following instruction classes:

- Standard Arithmetic Instructions
- DSP-Oriented Arithmetic Instructions
- Logical Instructions
- Boolean Bit Manipulation Instructions
- Compare and Loop Control Instructions
- Shift and Rotate Instructions
- Prioritize Instruction
- Data Movement Instructions
- System Stack Instructions
- Jump and Call Instructions
- Return Instructions
- System Control Instructions
- Miscellaneous Instructions

The basic instruction length is either 2 or 4 bytes. Possible operand types are bits, bytes and words. A variety of direct, indirect or immediate addressing modes are provided to specify the required operands.



3.8 Capture/Compare Units CCU6x

The XE162xM types feature the CCU60 unit(s).

The CCU6 is a high-resolution capture and compare unit with application-specific modes. It provides inputs to start the timers synchronously, an important feature in devices with several CCU6 modules.

The module provides two independent timers (T12, T13), that can be used for PWM generation, especially for AC motor control. Additionally, special control modes for block commutation and multi-phase machines are supported.

Timer 12 Features

- Three capture/compare channels, where each channel can be used either as a capture or as a compare channel.
- Supports generation of a three-phase PWM (six outputs, individual signals for highside and low-side switches)
- 16-bit resolution, maximum count frequency = peripheral clock
- Dead-time control for each channel to avoid short circuits in the power stage
- Concurrent update of the required T12/13 registers
- Center-aligned and edge-aligned PWM can be generated
- Single-shot mode supported
- Many interrupt request sources
- Hysteresis-like control mode
- Automatic start on a HW event (T12HR, for synchronization purposes)

Timer 13 Features

- One independent compare channel with one output
- 16-bit resolution, maximum count frequency = peripheral clock
- Can be synchronized to T12
- Interrupt generation at period match and compare match
- Single-shot mode supported
- Automatic start on a HW event (T13HR, for synchronization purposes)

Additional Features

- Block commutation for brushless DC drives implemented
- Position detection via Hall sensor pattern
- Automatic rotational speed measurement for block commutation
- Integrated error handling
- Fast emergency stop without CPU load via external signal (CTRAP)
- · Control modes for multi-channel AC drives
- · Output levels can be selected and adapted to the power stage



3.9 General Purpose Timer (GPT12E) Unit

The GPT12E unit is a very flexible multifunctional timer/counter structure which can be used for many different timing tasks such as event timing and counting, pulse width and duty cycle measurements, pulse generation, or pulse multiplication.

The GPT12E unit incorporates five 16-bit timers organized in two separate modules, GPT1 and GPT2. Each timer in each module may either operate independently in a number of different modes or be concatenated with another timer of the same module.

Each of the three timers T2, T3, T4 of **module GPT1** can be configured individually for one of four basic modes of operation: Timer, Gated Timer, Counter, and Incremental Interface Mode. In Timer Mode, the input clock for a timer is derived from the system clock and divided by a programmable prescaler. Counter Mode allows timer clocking in reference to external events.

Pulse width or duty cycle measurement is supported in Gated Timer Mode, where the operation of a timer is controlled by the 'gate' level on an external input pin. For these purposes each timer has one associated port pin (TxIN) which serves as a gate or clock input. The maximum resolution of the timers in module GPT1 is 4 system clock cycles.

The counting direction (up/down) for each timer can be programmed by software or altered dynamically by an external signal on a port pin (TxEUD), e.g. to facilitate position tracking.

In Incremental Interface Mode the GPT1 timers can be directly connected to the incremental position sensor signals A and B through their respective inputs TxIN and TxEUD. Direction and counting signals are internally derived from these two input signals, so that the contents of the respective timer Tx corresponds to the sensor position. The third position sensor signal TOP0 can be connected to an interrupt input.

Timer T3 has an output toggle latch (T3OTL) which changes its state on each timer overflow/underflow. The state of this latch may be output on pin T3OUT e.g. for time out monitoring of external hardware components. It may also be used internally to clock timers T2 and T4 for measuring long time periods with high resolution.

In addition to the basic operating modes, T2 and T4 may be configured as reload or capture register for timer T3. A timer used as capture or reload register is stopped. The contents of timer T3 is captured into T2 or T4 in response to a signal at the associated input pin (TxIN). Timer T3 is reloaded with the contents of T2 or T4, triggered either by an external signal or a selectable state transition of its toggle latch T3OTL. When both T2 and T4 are configured to alternately reload T3 on opposite state transitions of T3OTL with the low and high times of a PWM signal, this signal can be continuously generated without software intervention.

Note: Signals T2IN, T2EUD, T4EUD, and T6EUD are not connected to pins.









3.18 Instruction Set Summary

Table 10 lists the instructions of the XE162xM.

The addressing modes that can be used with a specific instruction, the function of the instructions, parameters for conditional execution of instructions, and the opcodes for each instruction can be found in the "**Instruction Set Manual**".

This document also provides a detailed description of each instruction.

Mnemonic	Description	Bytes
ADD(B)	Add word (byte) operands	2/4
ADDC(B)	Add word (byte) operands with Carry	2/4
SUB(B)	Subtract word (byte) operands	2/4
SUBC(B)	Subtract word (byte) operands with Carry	2/4
MUL(U)	(Un)Signed multiply direct GPR by direct GPR (16- \times 16-bit)	2
DIV(U)	(Un)Signed divide register MDL by direct GPR (16-/16-bit)	2
DIVL(U)	(Un)Signed long divide reg. MD by direct GPR (32-/16-bit)	2
CPL(B)	Complement direct word (byte) GPR	2
NEG(B)	Negate direct word (byte) GPR	2
AND(B)	Bitwise AND, (word/byte operands)	2/4
OR(B)	Bitwise OR, (word/byte operands)	2/4
XOR(B)	Bitwise exclusive OR, (word/byte operands)	2/4
BCLR/BSET	Clear/Set direct bit	2
BMOV(N)	Move (negated) direct bit to direct bit	4
BAND/BOR/BXOR	AND/OR/XOR direct bit with direct bit	4
BCMP	Compare direct bit to direct bit	4
BFLDH/BFLDL	Bitwise modify masked high/low byte of bit-addressable direct word memory with immediate data	4
CMP(B)	Compare word (byte) operands	2/4
CMPD1/2	Compare word data to GPR and decrement GPR by 1/2	2/4
CMPI1/2	Compare word data to GPR and increment GPR by 1/2	2/4
PRIOR	Determine number of shift cycles to normalize direct word GPR and store result in direct word GPR	2
SHL/SHR	Shift left/right direct word GPR	2

Table 10 Instruction Set Summary



Table 10 Ir	struction Set Summary (cont'd)	
Mnemonic	Description	Bytes
ROL/ROR	Rotate left/right direct word GPR	2
ASHR	Arithmetic (sign bit) shift right direct word GPR	2
MOV(B)	Move word (byte) data	2/4
MOVBS/Z	Move byte operand to word op. with sign/zero extension	2/4
JMPA/I/R	Jump absolute/indirect/relative if condition is met	4
JMPS	Jump absolute to a code segment	4
JB(C)	Jump relative if direct bit is set (and clear bit)	4
JNB(S)	Jump relative if direct bit is not set (and set bit)	4
CALLA/I/R	Call absolute/indirect/relative subroutine if condition is met	4
CALLS	Call absolute subroutine in any code segment	4
PCALL	Push direct word register onto system stack and call absolute subroutine	4
TRAP	Call interrupt service routine via immediate trap number	2
PUSH/POP	Push/pop direct word register onto/from system stack	2
SCXT	Push direct word register onto system stack and update register with word operand	4
RET(P)	Return from intra-segment subroutine (and pop direct word register from system stack)	2
RETS	Return from inter-segment subroutine	2
RETI	Return from interrupt service subroutine	2
SBRK	Software Break	2
SRST	Software Reset	4
IDLE	Enter Idle Mode	4
PWRDN	Unused instruction ¹⁾	4
SRVWDT	Service Watchdog Timer	4
DISWDT/ENW	DT Disable/Enable Watchdog Timer	4
EINIT	End-of-Initialization Register Lock	4
ATOMIC	Begin ATOMIC sequence	2
EXTR	Begin EXTended Register sequence	2
EXTP(R)	Begin EXTended Page (and Register) sequence	2/4
EXTS(R)	Begin EXTended Segment (and Register) sequence	2/4



4 Electrical Parameters

The operating range for the XE162xM is defined by its electrical parameters. For proper operation the specified limits must be respected when integrating the device in its target environment.

4.1 General Parameters

These parameters are valid for all subsequent descriptions, unless otherwise noted.

4.1.1 Absolut Maximum Rating Conditions

Stresses above the values listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for an extended time may affect device reliability.

During absolute maximum rating overload conditions ($V_{\rm IN} > V_{\rm DDP}$ or $V_{\rm IN} < V_{\rm SS}$) the voltage on $V_{\rm DDP}$ pins with respect to ground ($V_{\rm SS}$) must not exceed the values defined by the absolute maximum ratings.

Parameter	Symbol		Values		Unit	Note /
		Min.	Тур.	Max.		Test Condition
Output current on a pin when high value is driven	I _{OH} SR	-30	-	-	mA	
Output current on a pin when low value is driven	I _{OL} SR	-	-	30	mA	
Overload current	I _{OV} SR	-10	-	10	mA	1)
Absolute sum of overload currents	$\Sigma I_{\rm OV} $ SR	-	-	100	mA	1)
Junction Temperature	$T_{\sf J}{\sf SR}$	-40	-	150	°C	
Storage Temperature	$T_{\rm ST}{ m SR}$	-65	-	150	°C	
Digital supply voltage for IO pads and voltage regulators	$V_{ m DDPA}, V_{ m DDPB}$	-0.5	-	6.0	V	
Voltage on any pin with respect to ground (Vss)	$V_{\rm IN}$ SR	-0.5	-	V _{DDP} + 0.5	V	$V_{\rm IN} \leq V_{\rm DDP(max)}$

Table 11 Absolute Maximum Rating Parameters

 Overload condition occurs if the input voltage V_{IN} is out of the absolute maximum rating range. In this case the current must be limited to the listed values by design measures.



4.1.2 Operating Conditions

The following operating conditions must not be exceeded to ensure correct operation of the XE162xM. All parameters specified in the following sections refer to these operating conditions, unless otherwise noticed.

Note: Typical parameter values refer to room temperature and nominal supply voltage, minimum/maximum parameter values also include conditions of minimum/maximum temperature and minimum/maximum supply voltage. Additional details are described where applicable.

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Voltage Regulator Buffer Capacitance for DMP_M	$C_{\rm EVRM} \ { m SR}$	1.0	-	4.7	μF	1)
Voltage Regulator Buffer Capacitance for DMP_1	$C_{\rm EVR1}$ SR	0.47	-	2.2	μF	1)2)
External Load Capacitance	$C_{L} \operatorname{SR}$	-	20 ³⁾	-	pF	pin out driver= default 4)
System frequency	$f_{\rm SYS}{ m SR}$	-	-	100	MHz	5)
Overload current for analog inputs ⁶⁾	$I_{\rm OVA}{ m SR}$	-2	-	5	mA	not subject to production test
Overload current for digital inputs ⁶⁾	$I_{\rm OVD}{\rm SR}$	-5	-	5	mA	not subject to production test
Overload current coupling factor for analog inputs ⁷⁾	K _{OVA} CC	-	2.5 x 10 ⁻⁴	1.5 x 10 ⁻³	-	I _{OV} < 0 mA; not subject to production test
		_	1.0 x 10 ⁻⁶	1.0 x 10 ⁻⁴	-	I _{OV} > 0 mA; not subject to production test
Overload current coupling factor for digital I/O pins	K _{OVD} CC	_	1.0 x 10 ⁻²	3.0 x 10 ⁻²		I _{OV} < 0 mA; not subject to production test
		_	1.0 x 10 ⁻⁴	5.0 x 10 ⁻³		I _{OV} > 0 mA; not subject to production test

Table 12 Operating Conditions



Parameter	Symbol		Values		Unit	Note /
		Min.	Тур.	Max.		Test Condition
Absolute sum of overload currents	$\Sigma I_{\rm OV} $ SR	-	-	50	mA	not subject to production test
Digital core supply voltage for domain M ⁸⁾	V _{DDIM} CC	-	1.5	_		
Digital core supply voltage for domain 1 ⁸⁾	V _{DDI1} CC	-	1.5	-		
Digital supply voltage for IO pads and voltage regulators	$V_{\rm DDP}{ m SR}$	4.5	-	5.5	V	
Digital ground voltage	$V_{\rm SS}{\rm SR}$	_	0	_	V	

Table 12 Operating Conditions (cont'd)

To ensure the stability of the voltage regulators the EVRs must be buffered with ceramic capacitors. Separate buffer capacitors with the recomended values shall be connected as close as possible to each V_{DDIM} and V_{DDI1} pin to keep the resistance of the board tracks below 2 Ohm. Connect all V_{DDI1} pins together. The minimum capacitance value is required for proper operation under all conditions (e.g. temperature). Higher values slightly increase the startup time.

2) Use one Capacitor for each pin.

- This is the reference load. For bigger capacitive loads, use the derating factors listed in the PAD properties section.
- 4) The timing is valid for pin drivers operating in default current mode (selected after reset). Reducing the output current may lead to increased delays or reduced driving capability (C_L).
- 5) The operating frequency range may be reduced for specific device types. This is indicated in the device designation (...FxxL). 80 MHz devices are marked ...F80L.
- 6) Overload conditions occur if the standard operating conditions are exceeded, i.e. the voltage on any pin exceeds the specified range: V_{OV} > V_{IHmax} (I_{OV} > 0) or V_{OV} < V_{ILmin} ((I_{OV} < 0). The absolute sum of input overload currents on all pins may not exceed 50 mA. The supply voltages must remain within the specified limits. Proper operation under overload conditions depends on the application. Overload conditions must not occur on pin XTAL1 (powered by V_{DDIM}).
- 7) An overload current (I_{OV}) through a pin injects a certain error current (I_{INJ}) into the adjacent pins. This error current adds to the respective pins leakage current (I_{OZ}) . The amount of error current depends on the overload current and is defined by the overload coupling factor K_{OV} . The polarity of the injected error current is inverse compared to the polarity of the overload current that produces it. The total current through a pin is $|I_{TOT}| = |I_{OZ}| + (|I_{OV}| K_{OV})$. The additional error current may distort the input voltage on analog inputs.
- 8) Value is controlled by on-chip regulator



4.2.2 DC Parameters for Lower Voltage Area

Keeping signal levels within the limits specified in this table ensures operation without overload conditions. For signal levels outside these specifications, also refer to the specification of the overload current I_{OV} .

Note: Operating Conditions apply.

 Table 14 is valid under the following conditions:

 $V_{\text{DDP}} \ge 3.0 \text{ V}; V_{\text{DDPtvp}} = 3.3 \text{ V}; V_{\text{DDP}} \le 4.5 \text{ V}$

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Pin capacitance (digital inputs/outputs). To be doubled for double bond pins. ¹⁾	C _{IO} CC	_	_	10	pF	not subject to production test
Input Hysteresis ²⁾	HYS CC	0.07 x V _{DDP}	-	-	V	$R_{\rm S} = 0$ Ohm
Absolute input leakage current on pins of analog ports ³⁾	I _{OZ1} CC	-	10	200	nA	$V_{\rm IN} > V_{\rm SS}; \\ V_{\rm IN} < V_{\rm DDP}$
Absolute input leakage current for all other pins. To be doubled for double	I _{OZ2} CC	-	0.2	2.5	μA	$\begin{array}{l} T_{\rm J} \leq 110 ~^{\circ}{\rm C}; \\ V_{\rm IN} < V_{\rm DDP}; \\ V_{\rm IN} > V_{\rm SS} \end{array}$
bond pins. ³⁾¹⁾⁴⁾		_	0.2	8	μΑ	$\begin{array}{l} T_{\rm J} \leq 150 \ ^{\circ}{\rm C}; \\ V_{\rm IN} < V_{\rm DDP}; \\ V_{\rm IN} > V_{\rm SS} \end{array}$
Pull Level Force Current ⁵⁾	$ I_{PLF} $ SR	150	-	-		6)
Pull Level Keep Current ⁷⁾	$ I_{PLK} $ SR	_	-	10	μΑ	6)
Input high voltage (all except XTAL1)	$V_{IH}SR$	$0.7 ext{ x}$ $V_{ ext{DDP}}$	-	V _{DDP} + 0.3	V	
Input low voltage (all except XTAL1)	$V_{IL} \operatorname{SR}$	-0.3	-	$0.3 ext{ x}$ $V_{ ext{DDP}}$	V	
Output High voltage ⁸⁾	V _{OH} CC	V _{DDP} - 1.0	-	-	V	$I_{\rm OH} \ge I_{\rm OHmax}$
		V _{DDP} - 0.4	-	-	V	$I_{OH} \ge I_{OHnom}^{9)}$

Table 14 DC Characteristics for Lower Voltage Range



Sample time and conversion time of the XE162xM's A/D converters are programmable. The timing above can be calculated using **Table 18**.

The limit values for f_{ADCI} must not be exceeded when selecting the prescaler value.

GLOBCTR.5-0	A/D Converter	INPCRx.7-0	Sample Time ¹⁾
(DIVA)	Analog Clock f_{ADCI}	(STC)	t _s
000000 _B	$f_{\rm SYS}$	00 _H	$t_{ADCI} \times 2$
000001 _B	f _{SYS} / 2	01 _H	$t_{ADCI} \times 3$
000010 _B	f _{SYS} / 3	02 _H	$t_{ADCI} \times 4$
:	$f_{\rm SYS}$ / (DIVA+1)	:	$t_{ADCI} \times (STC+2)$
111110 _B	f _{SYS} / 63	FE _H	$t_{ADCI} \times 256$
111111 _B	f _{SYS} / 64	FF _H	$t_{ADCI} \times 257$

 Table 18
 A/D Converter Computation Table

1) The selected sample time is doubled if broken wire detection is active (due to the presampling phase).

Converter Timing Example A:

Assumptions:	$f_{\rm SYS}$	= 80 MHz (i.e. t_{SYS} = 12.5 ns), DIVA = 03 _H , STC = 00 _H
Analog clock	$f_{\rm ADCI}$	$= f_{SYS} / 4 = 20 \text{ MHz}$, i.e. $t_{ADCI} = 50 \text{ ns}$
Sample time	t _S	$= t_{ADCI} \times 2 = 100 \text{ ns}$
Conversion 10	-bit:	
	<i>t</i> _{C10}	= $13 \times t_{ADCI}$ + $2 \times t_{SYS}$ = 13×50 ns + 2×12.5 ns = 0.675 μ s
Conversion 8-b	oit:	
	t _{C8}	= $11 \times t_{ADCI}$ + 2 × t_{SYS} = 11 × 50 ns + 2 × 12.5 ns = 0.575 µs

Converter Timing Example B:

Assumptions:	$f_{\rm SYS}$	= 40 MHz (i.e. t_{SYS} = 25 ns), DIVA = 02 _H , STC = 03 _H			
Analog clock	$f_{\sf ADCI}$	$= f_{SYS} / 3 = 13.3 \text{ MHz}$, i.e. $t_{ADCI} = 75 \text{ ns}$			
Sample time	t _S	$= t_{ADCI} \times 5 = 375 \text{ ns}$			
Conversion 10-	bit:				
	<i>t</i> _{C10}	= $16 \times t_{ADCI}$ + 2 × t_{SYS} = 16 × 75 ns + 2 × 25 ns = 1.25 µs			
Conversion 8-bit:					
	t _{C8}	= $14 \times t_{ADCI}$ + $2 \times t_{SYS}$ = 14×75 ns + 2×25 ns = 1.10 μ s			



4.4 System Parameters

The following parameters specify several aspects which are important when integrating the XE162xM into an application system.

Note: These parameters are not subject to production test but verified by design and/or characterization.

Note: Operating Conditions apply.

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Short-term deviation of internal clock source frequency ¹⁾	∆f _{INT} CC	-1	-	1	%	⊿ <i>T</i> _J ≤ 10 °C
Internal clock source frequency	$f_{INT}CC$	4.8	5.0	5.2	MHz	
Wakeup clock source	f _{₩U} CC	400	-	700	kHz	FREQSEL= 00
frequency ²⁾		210	-	390	kHz	FREQSEL= 01
		140	-	260	kHz	FREQSEL= 10
		110	-	200	kHz	FREQSEL= 11
Startup time from power- on with code execution from Flash	t _{SPO} CC	1.8	2.2	2.7	ms	$f_{\rm WU}$ = 500 kHz
Startup time from stopover mode with code execution from PSRAM	t _{SSO} CC	11 / f _{WU} ³⁾	-	12 / f _{WU} ³⁾	μS	
Core voltage (PVC) supervision level	V _{PVC} CC	V _{LV} - 0.03	V _{LV}	V _{LV} + 0.07 ₄₎	V	5)
Supply watchdog (SWD) supervision level	V _{SWD} CC	V _{LV} - 0.10 ⁶⁾	$V_{\rm LV}$	V _{LV} + 0.15	V	Lower voltage range ⁵⁾
		V _{LV} - 0.15	V_{LV}	V _{LV} + 0.15	V	Upper voltage range ⁵⁾

Table 19 Various System Parameters

 The short-term frequency deviation refers to a timeframe of a few hours and is measured relative to the current frequency at the beginning of the respective timeframe. This parameter is useful to determine a time span for re-triggering a LIN synchronization.

 This parameter is tested for the fastest and the slowest selection. The medium selections are not subject to production test - verified by design/characterization



Table 20	Coding of bit fields LEVxV in Register SWDCON0 (cont'd)						
Code	Default Voltage Level	Notes ¹⁾					
1001 _B	4.5 V	LEV2V: no request					
1010 _B	4.6 V						
1011 _B	4.7 V						
1100 _B	4.8 V						
1101 _B	4.9 V						
1110 _B	5.0 V						
1111 _B	5.5 V						

1) The indicated default levels are selected automatically after a power reset.

Table 21 Coding of Bitfields LEVxV in Registers PVCyCONz

Code	Default Voltage Level	Notes ¹⁾
000 _B	0.95 V	
001 _B	1.05 V	
010 _B	1.15 V	
011 _B	1.25 V	
100 _B	1.35 V	LEV1V: reset request
101 _B	1.45 V	LEV2V: interrupt request ²⁾
110 _B	1.55 V	
111 _B	1.65 V	

1) The indicated default levels are selected automatically after a power reset.

2) Due to variations of the tolerance of both the Embedded Voltage Regulators (EVR) and the PVC levels, this interrupt can be triggered inadvertently, even though the core voltage is within the normal range. It is, therefore, recommended not to use the this warning level.



4.6.3 External Clock Input Parameters

These parameters specify the external clock generation for the XE162xM. The clock can be generated in two ways:

- By connecting a crystal or ceramic resonator to pins XTAL1/XTAL2
- By supplying an external clock signal
 - This clock signal can be supplied either to pin XTAL1 (core voltage domain) or to pin CLKIN1 (IO voltage domain)

If connected to CLKIN1, the input signal must reach the defined input levels $V_{\rm IL}$ and $V_{\rm IH}$. If connected to XTAL1, a minimum amplitude $V_{\rm AX1}$ (peak-to-peak voltage) is sufficient for the operation of the on-chip oscillator.

Note: The given clock timing parameters $(t_1 \dots t_4)$ are only valid for an external clock input signal.

Note: Operating Conditions apply.

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Oscillator frequency	$f_{\rm OSC}{\rm SR}$	4	-	40	MHz	Input = clock signal
		4	_	16	MHz	Input = crystal or ceramic resonator
XTAL1 input current absolute value	I _{IL} CC	-	-	20	μA	
Input clock high time	t ₁ SR	6	-	-	ns	
Input clock low time	t ₂ SR	6	-	-	ns	
Input clock rise time	t ₃ SR	-	-	8	ns	
Input clock fall time	t ₄ SR	-	-	8	ns	
Input voltage amplitude on XTAL1 ¹⁾	V _{AX1} SR	$0.3 ext{ x}$ $V_{ ext{DDIM}}$	_	-	V	4 to 16 MHz
		$0.4 ext{ x}$ $V_{ ext{DDIM}}$	_	-	V	16 to 25 MHz
		$0.5 ext{ x}$ $V_{ ext{DDIM}}$	-	-	V	25 to 40 MHz
Input voltage range limits for signal on XTAL1	$V_{\rm IX1}$ SR	-1.7 + V _{DDIM}	-	1.7	V	2)

Table 24 External Clock Input Characteristics



Debug via JTAG

The following parameters are applicable for communication through the JTAG debug interface. The JTAG module is fully compliant with IEEE1149.1-2000.

Note: These parameters are not subject to production test but verified by design and/or characterization.

Note: Operating Conditions apply; C_L = 20 pF.

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
TCK clock period	t ₁ SR	50 ¹⁾	_	_	ns	2)
TCK high time	t_2 SR	16	-	-	ns	
TCK low time	t ₃ SR	16	-	-	ns	
TCK clock rise time	t_4 SR	-	-	8	ns	
TCK clock fall time	t ₅ SR	-	-	8	ns	
TDI/TMS setup to TCK rising edge	t ₆ SR	6	-	_	ns	
TDI/TMS hold after TCK rising edge	t ₇ SR	6	-	-	ns	
TDO valid from TCK falling edge (propagation delay) ³⁾	t ₈ CC	-	25	29	ns	
TDO high impedance to valid output from TCK falling edge ⁴⁾³⁾	t ₉ CC	-	25	29	ns	
TDO valid output to high impedance from TCK falling edge ³⁾	<i>t</i> ₁₀ CC	-	25	29	ns	
TDO hold after TCK falling edge ³⁾	<i>t</i> ₁₈ CC	5	-	-	ns	

Table 33JTAG Interface Timing for Upper Voltage Range

1) The debug interface cannot operate faster than the overall system, therefore $t_1 \ge t_{SYS}$.

2) Under typical conditions, the interface can operate at transfer rates up to 20 MHz.

3) The falling edge on TCK is used to generate the TDO timing.

4) The setup time for TDO is given implicitly by the TCK cycle time.