

Welcome to [E-XFL.COM](#)

#### Understanding **Embedded - DSP (Digital Signal Processors)**

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

#### Applications of **Embedded - DSP (Digital Signal Processors)**

##### **Details**

Product Status	Active
Type	Fixed/Floating Point
Interface	CAN, EBI/EMI, Ethernet, DAI, I <sup>2</sup> C, MMC/SD/SDIO, SPI, SPORT, UART/USART, USB OTG
Clock Rate	450MHz
Non-Volatile Memory	External
On-Chip RAM	1.768MB
Voltage - I/O	3.30V
Voltage - Core	1.10V
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP Exposed Pad
Supplier Device Package	176-LQFP-EP (24x24)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/analog-devices/adsp-21571bswz-4">https://www.e-xfl.com/product-detail/analog-devices/adsp-21571bswz-4</a>

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

## TABLE OF CONTENTS

System Features .....	1	ADSP-SC57x/ADSP-2157x Designer Quick Reference ....	45
Memory .....	1	Specifications .....	56
Additional Features .....	1	Operating Conditions .....	56
Table Of Contents .....	2	Electrical Characteristics .....	60
Revision History .....	2	HADC .....	64
General Description .....	3	TMU .....	64
ARM Cortex-A5 Processor .....	5	Absolute Maximum Ratings .....	65
SHARC Processor .....	6	ESD Caution .....	65
SHARC+ Core Architecture .....	8	Timing Specifications .....	66
System Infrastructure .....	10	Output Drive Currents .....	122
System Memory Map .....	11	Test Conditions .....	124
Security Features .....	13	Environmental Conditions .....	126
Security Features Disclaimer .....	14	ADSP-SC57x/ADSP-2157x 400-Ball BGA Ball	
Safety Features .....	14	Assignments .....	127
Processor Peripherals .....	15	Numerical by Ball Number .....	127
System Acceleration .....	19	Alphabetical by Pin Name .....	130
System Design .....	20	Configuration of the 400-Ball CSP_BGA .....	133
System Debug .....	22	ADSP-SC57x/ADSP-2157x 176-Lead LQFP Lead	
Development Tools .....	22	Assignments .....	134
Additional Information .....	23	Numerical by Lead Number .....	134
Related Signal Chains .....	23	Alphabetical by Pin Name .....	136
ADSP-SC57x/ADSP-2157x Detailed Signal Descriptions .....	24	Configuration of the 176-Lead LQFP Lead Configuration .....	137
400-Ball CSP_BGA Signal Descriptions .....	28	Outline Dimensions .....	138
GPIO Multiplexing for 400-Ball CSP_BGA Package .....	35	Surface-Mount Design .....	139
176-Lead LQFP Signal Descriptions .....	38	Automotive Products .....	140
GPIO Multiplexing for 176-Lead LQFP Package .....	43	Ordering Guide .....	141

## REVISION HISTORY

### 6/2018—Rev. A to Rev. B

Changes to System Features .....	1
Changes to Additional Features .....	1
Changes to Table 2 and Table 3, General Description .....	3
Changes to Operating Conditions .....	56
Deleted Package Information from Specifications .....	56
Changes to Table 27 and Table 28, Clock Related Operating Conditions .....	58
Changes to Electrical Characteristics .....	60
Changes to Table 29, Table 32, and Table 33, Total Internal Power Dissipation .....	62
Changes to Table 37, HADC Timing Specifications .....	64

Changes to Program Trace Macrocell (PTM) Timing ....	120
Changes to Test Conditions .....	124
Changes to Automotive Products .....	140
Changes to Ordering Guide .....	141

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

## ***Single-Instruction, Multiple Data (SIMD) Computational Engine***

The SHARC+ core contains two computational processing elements that operate as a single-instruction, multiple data (SIMD) engine.

The processing elements are referred to as PEx and PEy data registers and each contain an arithmetic logic unit (ALU), multiplier, shifter, and register file. PEx is always active and PEy is enabled by setting the PEYEN mode bit in the mode control register (MODE1).

SIMD mode allows the processors to execute the same instruction in both processing elements, but each processing element operates on different data. This architecture efficiently executes math intensive DSP algorithms. In addition to all the features of previous generation SHARC cores, the SHARC+ core also provides a new and simpler way to execute an instruction only on the PEy data register.

SIMD mode also affects the way data transfers between memory and the processing elements because to sustain computational operation in the processing elements requires twice the data bandwidth. Therefore, entering SIMD mode doubles the bandwidth between memory and the processing elements. When using the DAGs to transfer data in SIMD mode, two data values transfer with each memory or register file access.

## ***Independent Parallel Computation Units***

Within each processing element is a set of pipelined computational units. The computational units consist of a multiplier, arithmetic/logic unit (ALU), and shifter. These units are arranged in parallel, maximizing computational throughput. These computational units support IEEE 32-bit single-precision floating-point, 40-bit extended-precision floating-point, IEEE 64-bit double-precision floating-point, and 32-bit fixed-point data formats.

A multifunction instruction set supports parallel execution of the ALU and multiplier operations. In SIMD mode, the parallel ALU and multiplier operations occur in both processing elements per core.

All processing operations take one cycle to complete. For all floating-point operations, the processor takes two cycles to complete in case of data dependency. Double-precision floating-point data take two to six cycles to complete. The processor stalls for the appropriate number of cycles for an interlocked pipeline plus data dependency check.

## ***Core Timer***

Each SHARC+ processor core also has a timer. This extra timer is clocked by the internal processor clock and is typically used as a system tick clock for generating periodic operating system interrupts.

## ***Data Register File***

Each processing element contains a general-purpose data register file. The register files transfer data between the computation units and the data buses, and store intermediate results. These 10-port, 32-register register files (16 primary, 16 secondary), combined with the enhanced Harvard architecture of the processor, allow unconstrained data flow between computation units and internal memory. The registers in the PEx data register file are referred to as R0–R15 and in the PEy data register file as S0–S15.

## ***Context Switch***

Many of the registers of the processor have secondary registers that can activate during interrupt servicing for a fast context switch. The data, DAG, and multiplier result registers have secondary registers. The primary registers are active at reset, while control bits in MODE1 activate the secondary registers.

## ***Universal Registers***

General-purpose tasks use the universal registers. The four USTAT registers allow easy bit manipulations (set, clear, toggle, test, XOR) for all control and status peripheral registers.

The data bus exchange register (PX) permits data to pass between the 64-bit PM data bus and the 64-bit DM data bus or between the 40-bit register file and the PM or DM data bus. These registers contain hardware to handle the data width difference.

## ***Data Address Generators (DAG) With Zero-Overhead Hardware Circular Buffer Support***

For indirect addressing and implementing circular data buffers in hardware, the ADSP-SC57x/ADSP-2157x processor uses the two data address generators (DAGs). Circular buffers allow efficient programming of delay lines and other data structures required in digital signal processing, and are commonly used in digital filters and fast Fourier transforms (FFT). The two DAGs of the processors contain sufficient registers to allow the creation of up to 32 circular buffers (16 primary register sets and 16 secondary sets). The DAGs automatically handle address pointer wraparound, reduce overhead, increase performance, and simplify implementation. Circular buffers can start and end at any memory location.

## ***Flexible Instruction Set Architecture (ISA)***

The flexible instruction set architecture (ISA), a 48-bit instruction word, accommodates various parallel operations for concise programming. For example, the processors can conditionally execute a multiply, an add, and a subtract in both processing elements while branching and fetching up to four 32-bit values from memory—all in a single instruction. Additionally, the double-precision floating-point instruction set is an addition to the SHARC+ core.

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

acting as either a master device or a slave device. In a multimaster environment, the SPI peripheral uses open-drain outputs to avoid data bus contention. The flow control features enable slow slave devices to interface with fast master devices by providing an SPI ready pin (SPI\_RDY) which flexibly controls the transfers.

The baud rate and clock phase and polarities of the SPI port are programmable. The port has integrated DMA channels for both transmit and receive data streams.

## **Link Port (LP)**

Two 8-bit wide link ports (LPs) for the BGA package (one link port for the LQFP package) can connect to the link ports of other DSPs or peripherals. Link ports are bidirectional and have eight data lines, an acknowledge line, and a clock line.

## **ADC Control Module (ACM) Interface**

The ADC control module (ACM) provides an interface that synchronizes the controls between the processors and an ADC. The analog-to-digital conversions are initiated by the processors, based on external or internal events.

The ACM allows for flexible scheduling of sampling instants and provides precise sampling signals to the ADC.

The ACM synchronizes the ADC conversion process, generating the ADC controls, the ADC conversion start signal, and other signals. The actual data acquisition from the ADC is done by an internal DAI routing of the ACM with the SPORT0 block.

The processors interface directly to many ADCs without any glue logic required.

## **Ethernet Media Access Controller (EMAC)**

The processor features an ethernet media access controller (EMAC): 10/100/1000 AVB Ethernet with precision time protocol (IEEE 1588).

The processors can directly connect to a network through embedded fast EMAC that supports 10Base-T (10 Mb/sec), 100Base-T (100 Mb/sec) and 1000Base-T (1 Gb/sec) operations.

Some standard features of the EMAC are as follows:

- Support and MII/RMII/RGMII protocols for external PHYs.
- RGMII support for the BGA package only
- Full-duplex and half-duplex modes
- Media access management (in half-duplex operation)
- Flow control
- Station management, including the generation of MDC/MDIO frames for read/write access to PHY registers

Some advanced features of the EMAC include the following:

- Automatic checksum computation of IP header and IP payload fields of receive frames
- Independent 32-bit descriptor driven receive and transmit DMA channels

- Frame status delivery to memory through DMA, including frame completion semaphores for efficient buffer queue management in software
- Transmit DMA support for separate descriptors for MAC header and payload fields to eliminate buffer copy operations
- Convenient frame alignment modes
- 47 MAC management statistics counters with selectable clear on read behavior and programmable interrupts on half maximum value
- Advanced power management
- Magic packet detection and wakeup frame filtering
- Support for 802.3Q tagged VLAN frames
- Programmable MDC clock rate and preamble suppression

## **Audio Video Bridging (AVB) Support**

The 10/100/1000 EMAC supports the following audio video bridging (AVB) features:

- Separate channels or queues for AV data transfer in 100 Mbps and 1000 Mbps modes)
- IEEE 802.1-Qav specified credit-based shaper (CBS) algorithm for the additional transmit channels
- Configuring up to two additional channels (Channel 1 and Channel 2) on the transmit and receive paths for AV traffic. Channel 0 is available by default and carries the legacy best effort Ethernet traffic on the transmit side.
- Separate DMA, transmit and receive FIFO for AVB latency class
- Programmable control to route received VLAN tagged non AV packets to channels or queues

## **Precision Time Protocol (PTP) IEEE 1588 Support**

The IEEE 1588 standard is a precision clock synchronization protocol for networked measurement and control systems. The processors include hardware support for IEEE 1588 with an integrated precision time protocol synchronization engine (PTP\_TSYNC).

This engine provides hardware assisted time stamping to improve the accuracy of clock synchronization between PTP nodes. The main features of the engine include the following:

- Support for both IEEE 1588-2002 and IEEE 1588-2008 protocol standards
- Hardware assisted time stamping capable of up to 12.5 ns resolution
- Lock adjustment
- Automatic detection of IPv4 and IPv6 packets, as well as PTP messages
- Multiple input clock sources (SCLK0, RGMII, RMII, MII clock, and external clock)
- Programmable pulse per second (PPS) output
- Auxiliary snapshot to time stamp external events

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

## Controller Area Network (CAN)

There are two controller area network (CAN) modules. A CAN controller implements the CAN 2.0B (active) protocol. This protocol is an asynchronous communications protocol used in both industrial and automotive control systems. The CAN protocol is well suited for control applications due to the capability to communicate reliably over a network. This is because the protocol incorporates CRC checking, message error tracking, and fault node confinement.

The CAN controller offers the following features:

- 32 mailboxes (8 receive only, 8 transmit only, 16 configurable for receive or transmit)
- Dedicated acceptance masks for each mailbox
- Additional data filtering on the first two bytes
- Support for both the standard (11-bit) and extended (29-bit) identifier (ID) message formats
- Support for remote frames
- Active or passive network support
- Interrupts, including transmit and receive complete, error, and global

An additional crystal is not required to supply the CAN clock because it is derived from a system clock through a programmable divider.

## Timers

The processors include several timers that are described in the following sections.

### General-Purpose (GP) Timers (TIMER)

There is one general-purpose (GP) timer unit, providing eight GP programmable timers. Each timer has an external pin that can be configured either as PWM or timer output, as an input to clock the timer, or as a mechanism for measuring pulse widths and periods of external events. These timers can be synchronized to an external clock input on the TM\_TMR[n] pins, an external TM\_CLK input pin, or to the internal SCLK0.

These timer units can be used in conjunction with the UARTs and the CAN controller to measure the width of the pulses in the data stream to provide a software autobaud detect function for the respective serial channels.

The GP timers can generate interrupts to the processor core, providing periodic events for synchronization to either the system clock or to external signals. Timer events can also trigger other peripherals via the TRU (for instance, to signal a fault). Each timer can also be started and/or stopped by any TRU master without core intervention.

### Watchdog Timer (WDT)

Three on-chip software watchdog timers (WDT) can be used by the ARM Cortex-A5 and/or SHARC+ cores. A software watchdog can improve system availability by forcing the processors to a known state, via a general-purpose interrupt, or a fault, if the timer expires before being reset by software.

The programmer initializes the count value of the timer, enables the appropriate interrupt, then enables the timer. Thereafter, the software must reload the counter before it counts down to zero from the programmed value, protecting the system from remaining in an unknown state where software that normally resets the timer stops running due to an external noise condition or software error.

## General-Purpose Counters (CNT)

A 32-bit counter (CNT) is provided that can operate in general-purpose up/down count modes and can sense 2-bit quadrature or binary codes as typically emitted by industrial drives or manual thumbwheels. Count direction is either controlled by a level-sensitive input pin or by two edge detectors.

A third counter input can provide flexible zero marker support and can input the push button signal of thumbwheel devices. All three CNT0 pins have a programmable debouncing circuit.

Internal signals forwarded to a GP timer enable the timer to measure the intervals between count events. Boundary registers enable auto-zero operation or simple system warning by interrupts when programmed count values are exceeded.

## Housekeeping Analog-to-Digital Converter (HADC)

The housekeeping analog-to-digital converter (HADC) provides a general-purpose, multichannel successive approximation ADC. It supports the following set of features:

- 12-bit ADC core with built in sample and hold.
- Eight single-ended input channels for the BGA package; four single-ended input channels for the LQFP package.
- Throughput rates up to 1 MSPS.
- Single external reference with analog inputs between 0 V and 3.3 V.
- Selectable ADC clock frequency including the ability to program a prescaler.
- Adaptable conversion type; allows single or continuous conversion with option of autoscan.
- Autosequencing capability with up to eight autoconversions in a single session. Each conversion can be programmed to select one to eight input channels.
- Six data registers (individually addressable) to store conversion values

## USB 2.0 On the Go (OTG) Dual-Role Device Controller (BGA Only)

The USB supports high speed/full speed/low speed (HS/FS/LS) USB2.0 on the go (OTG).

The USB 2.0 OTG dual-role device controller provides a low cost connectivity solution in industrial applications, as well as consumer mobile devices such as cell phones, digital still cameras, and MP3 players. The USB 2.0 controller allows these devices to transfer data using a point to point USB connection without the need for a PC host. The module can operate in a traditional USB peripheral only mode as well as the host mode presented in the OTG supplement to the USB 2.0 specification.

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

**Table 11.** ADSP-SC57x/ADSP-2157x Detailed Signal Descriptions (Continued)

Signal Name	Direction	Description
DMC_UDQS	InOut	<b>Data Strobe for Upper Byte (Complement).</b> Complement of DMC_UDQS. Not used in single-ended mode.
DMC_VREF	Input	<b>Voltage Reference.</b> Connects to half of the VDD_DMC voltage. Applies to the DMC0_VREF pin.
DMC_WE	Output	<b>Write Enable.</b> Defines the operation for external dynamic memory to perform in conjunction with other DMC command signals. Connect to the WE input of dynamic memory.
ETH_COL	Input	<b>MII Collision Detect.</b> Collision detect input signal valid only in MII.
ETH_CRS	Input	<b>MII Carrier Sense.</b> Asserted by the PHY when either the transmit or receive medium is not idle. Deasserted when both are idle. This signal is not used in RMII/RGMII modes.
ETH_MDC	Output	<b>Management Channel Clock.</b> Clocks the MDC input of the PHY for RMII/RGMII.
ETH_MDIO	InOut	<b>Management Channel Serial Data.</b> Bidirectional data bus for PHY control for RMII/RGMII.
ETH_PTPAUXIN[n]	Input	<b>PTP Auxiliary Trigger Input.</b> Assert this signal to take an auxiliary snapshot of the time and store it in the auxiliary time stamp FIFO.
ETH_PTPCLKIN[n]	Input	<b>PTP Clock Input.</b> Optional external PTP clock input.
ETH_PTPPPS[n]	Output	<b>PTP Pulse Per Second Output.</b> When the advanced time stamp feature enables, this signal is asserted based on the PPS mode selected. Otherwise, this signal is asserted every time the seconds counter is incremented.
ETH_RXCLK_REFCLK	InOut	<b>RXCLK (10/100/1000) or REFCLK (10/100).</b>
ETH_RXCTL_RXDV	InOut	<b>RXCTL (10/100/1000) or RXDV (10/100).</b> In RGMII mode, RX_CTL multiplexes receive data valid and receiver error. In RMII mode, RXDV is carrier sense and receive data valid (CRS_DV), multiplexed on alternating clock cycles. In MII mode, RXDV is receive data valid (RX_DV), asserted by the PHY when the data on ETH_RXD[n] is valid.
ETH_RXD[n]	Input	<b>Receive Data n.</b> Receive data bus.
ETH_RXERR	Input	<b>Receive Error.</b>
ETH_TXCLK	Input	<b>Reference Clock.</b> Externally supplied Ethernet clock
ETH_TXCTL_TXEN	InOut	<b>TXCTL (10/100/1000) or TXEN (10/100).</b>
ETH_TXD[n]	Output	<b>Transmit Data n.</b> Transmit data bus.
HADC_EOC_DOUT	Output	<b>End of Conversion/Serial Data Out.</b> Transitions high for one cycle of the HADC internal clock at the end of every conversion. Alternatively, HADC serial data out can be seen by setting the appropriate bit in HADC_CTL.
HADC_VIN[n]	Input	<b>Analog Input at Channel n.</b> Analog voltage inputs for digital conversion.
HADC_VREFN	Input	<b>Ground Reference for ADC.</b> Connect to an external voltage reference that meets data sheet specifications.
HADC_VREFF	Input	<b>External Reference for ADC.</b> Connect to an external voltage reference that meets data sheet specifications.
JTG_TCK	Input	<b>JTAG Clock.</b> JTAG test access port clock.
JTG_TDI	Input	<b>JTAG Serial Data In.</b> JTAG test access port data input.
JTG_TDO	Output	<b>JTAG Serial Data Out.</b> JTAG test access port data output.
JTG_TMS	Input	<b>JTAG Mode Select.</b> JTAG test access port mode select.
JTG_TRST	Input	<b>JTAG Reset.</b> JTAG test access port reset.
LP_ACK	InOut	<b>Acknowledge.</b> Provides handshaking. When the link port is configured as a receiver, ACK is an output. When the link port is configured as a transmitter, ACK is an input.
LP_CLK	InOut	<b>Clock.</b> When the link port is configured as a receiver, CLK is an input. When the link port is configured as a transmitter, CLK is an output.
LP_D[n]	InOut	<b>Data n.</b> Data bus. Input when receiving, output when transmitting.
MLB_CLK	InOut	<b>Single Ended Clock.</b>
MLB_CLKN	InOut	<b>Differential Clock (-).</b>
MLB_CLKOUT	InOut	<b>Single Ended Clock Out.</b>
MLB_CLKP	InOut	<b>Differential Clock (+).</b>
MLB_DAT	InOut	<b>Single Ended Data.</b>

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

## ADSP-SC57x/ADSP-2157x DESIGNER QUICK REFERENCE

Table 25 provides a quick reference summary of pin related information for circuit board design. The columns in this table provide the following information:

- The signal name column includes the signal name for every pin and the GPIO multiplexed pin function, where applicable.
- The type column identifies the I/O type or supply type of the pin. The abbreviations used in this column are analog (a), supply (s), ground (g) and Input, Output, and InOut.
- The driver type column identifies the driver type used by the corresponding pin. The driver types are defined in the [Output Drive Currents](#) section of this data sheet.
- The internal termination column specifies the termination present after the processor is powered up (both during reset and after reset).

- The reset drive column specifies the active drive on the signal when the processor is in the reset state.
- The power domain column specifies the power supply domain in which the signal resides.
- The description and notes column identifies any special requirements or characteristics for a signal. These recommendations apply whether or not the hardware block associated with the signal is featured on the product. If no special requirements are listed, the signal can be left unconnected if it is not used. For multiplexed GPIO pins, this column identifies the functions available on the pin.

Table 25. ADSP-SC57x/ADSP-2157x Designer Quick Reference

Signal Name	Type	Driver Type	Internal Termination	Reset Drive	Power Domain	Description and Notes
DAI0_PIN01	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: DAI0 Pin 1 Notes: See note <sup>2</sup>
DAI0_PIN02	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: DAI0 Pin 2 Notes: See note <sup>2</sup>
DAI0_PIN03	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: DAI0 Pin 3 Notes: See note <sup>2</sup>
DAI0_PIN04	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: DAI0 Pin 4 Notes: See note <sup>2</sup>
DAI0_PIN05	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: DAI0 Pin 5 Notes: See note <sup>2</sup>
DAI0_PIN06	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: DAI0 Pin 6 Notes: See note <sup>2</sup>
DAI0_PIN07	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: DAI0 Pin 7 Notes: See note <sup>2</sup>
DAI0_PIN08	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: DAI0 Pin 8 Notes: See note <sup>2</sup>
DAI0_PIN09	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: DAI0 Pin 9 Notes: See note <sup>2</sup>
DAI0_PIN10	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: DAI0 Pin 10 Notes: See note <sup>2</sup>
DAI0_PIN11	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: DAI0 Pin 11 Notes: See note <sup>2</sup>
DAI0_PIN12	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: DAI0 Pin 12 Notes: See note <sup>2</sup>
DAI0_PIN13	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: DAI0 Pin 13 Notes: See note <sup>2</sup>
DAI0_PIN14	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: DAI0 Pin 14 Notes: See note <sup>2</sup>
DAI0_PIN15	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: DAI0 Pin 15 Notes: See note <sup>2</sup>

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

**Table 25. ADSP-SC57x/ADSP-2157x Designer Quick Reference (Continued)**

Signal Name	Type	Driver Type	Internal Termination	Reset Drive	Power Domain	Description and Notes
DMC0_CAS	Output	B	none	L	VDD_DMC	Desc: DMC0 Column Address Strobe Notes: No notes
DMC0_CK	Output	C	none	L	VDD_DMC	Desc: DMC0 Clock Notes: No notes
DMC0_CKE	Output	B	none	L	VDD_DMC	Desc: DMC0 Clock enable Notes: No notes
<u>DMC0_CK</u>	Output	C	none	L	VDD_DMC	Desc: DMC0 Clock (complement) Notes: No notes
DMC0_CS0	Output	B	none	L	VDD_DMC	Desc: DMC0 Chip Select 0 Notes: No notes
DMC0_DQ00	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 0 Notes: No notes
DMC0_DQ01	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 1 Notes: No notes
DMC0_DQ02	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 2 Notes: No notes
DMC0_DQ03	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 3 Notes: No notes
DMC0_DQ04	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 4 Notes: No notes
DMC0_DQ05	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 5 Notes: No notes
DMC0_DQ06	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 6 Notes: No notes
DMC0_DQ07	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 7 Notes: No notes
DMC0_DQ08	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 8 Notes: No notes
DMC0_DQ09	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 9 Notes: No notes
DMC0_DQ10	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 10 Notes: No notes
DMC0_DQ11	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 11 Notes: No notes
DMC0_DQ12	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 12 Notes: No notes
DMC0_DQ13	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 13 Notes: No notes
DMC0_DQ14	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 14 Notes: No notes
DMC0_DQ15	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 15 Notes: No notes
DMC0_LDM	Output	B	none	L	VDD_DMC	Desc: DMC0 Data Mask for Lower Byte Notes: No notes
DMC0_LDQS	InOut	C	none	none	VDD_DMC	Desc: DMC0 Data Strobe for Lower Byte Notes: External weak pull-down required in LPDDR mode

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

Table 25. ADSP-SC57x/ADSP-2157x Designer Quick Reference (Continued)

<b>Signal Name</b>	<b>Type</b>	<b>Driver Type</b>	<b>Internal Termination</b>	<b>Reset Drive</b>	<b>Power Domain</b>	<b>Description and Notes</b>
PA_05	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: PORTA Position 5 Notes: See note <sup>2</sup>
PA_06	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: PORTA Position 6 Notes: See note <sup>2</sup>
PA_07	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: PORTA Position 7 Notes: See note <sup>2</sup>
PA_08	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: PORTA Position 8 Notes: See note <sup>2</sup>
PA_09	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: PORTA Position 9 Notes: See note <sup>2</sup>
PA_10	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: PORTA Position 10 Notes: See note <sup>2</sup>
PA_11	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: PORTA Position 11 Notes: See note <sup>2</sup>
PA_12	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: PORTA Position 12 Notes: See note <sup>2</sup>
PA_13	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: PORTA Position 13 Notes: See note <sup>2</sup>
PA_14	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: PORTA Position 14 Notes: See note <sup>2</sup>
PA_15	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: PORTA Position 15 Notes: See note <sup>2</sup>
PB_00	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: PORTB Position 0 Notes: See note <sup>2</sup>
PB_01	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: PORTB Position 1 Notes: See note <sup>2</sup>
PB_02	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: PORTB Position 2 Notes: See note <sup>2</sup>
PB_03	InOut	H	none	none	VDD_EXT	Desc: PORTB Position 3 Notes: Connect to VDD_EXT or GND if not used
PB_04	InOut	H	none	none	VDD_EXT	Desc: PORTB Position 4 Notes: Connect to VDD_EXT or GND if not used
PB_05	InOut	H	none	none	VDD_EXT	Desc: PORTB Position 5 Notes: Connect to VDD_EXT or GND if not used
PB_06	InOut	H	none	none	VDD_EXT	Desc: PORTB Position 6 Notes: Connect to VDD_EXT or GND if not used
PB_07	InOut	H	none	none	VDD_EXT	Desc: PORTB Position 7 Notes: Connect to VDD_EXT or GND if not used
PB_08	InOut	H	none	none	VDD_EXT	Desc: PORTB Position 8 Notes: Connect to VDD_EXT or GND if not used
PB_09	InOut	H	none	none	VDD_EXT	Desc: PORTB Position 9 Notes: Connect to VDD_EXT or GND if not used

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

Parameter	Conditions	Min	Typ	Max	Unit
I <sub>DD_IDLE</sub>	V <sub>DD_INT</sub> Current in Idle  f <sub>CCLK</sub> = 500 MHz ASF <sub>SHARC1</sub> = 0.32 ASF <sub>SHARC2</sub> = 0.32 ASF <sub>A5</sub> = 0.25 f <sub>SYSCLK</sub> = 250 MHz f <sub>SCLK0/1</sub> = 125 MHz (Other clocks are disabled) No Peripheral or DMA activity T <sub>J</sub> = 25°C V <sub>DD_INT</sub> = 1.15 V		477		mA
I <sub>DD_TYP</sub>	V <sub>DD_INT</sub> Current  f <sub>CCLK</sub> = 450 MHz ASF <sub>SHARC1</sub> = 1.0 ASF <sub>SHARC2</sub> = 1.0 ASF <sub>A5</sub> = 0.67 f <sub>SYSCLK</sub> = 225 MHz f <sub>SCLK0/1</sub> = 112.5 MHz (Other clocks are disabled) DMA data rate = 600 MB/s T <sub>J</sub> = 25°C V <sub>DD_INT</sub> = 1.1 V		890		mA
I <sub>DD_TYP</sub>	V <sub>DD_INT</sub> Current  f <sub>CCLK</sub> = 500 MHz ASF <sub>SHARC1</sub> = 1.0 ASF <sub>SHARC2</sub> = 1.0 ASF <sub>A5</sub> = 0.67 f <sub>SYSCLK</sub> = 250 MHz f <sub>SCLK0/1</sub> = 125 MHz (Other clocks are disabled) DMA data rate = 600 MB/s T <sub>J</sub> = 25°C V <sub>DD_INT</sub> = 1.15 V		1031		mA
I <sub>DD_INT</sub> <sup>11</sup>	V <sub>DD_INT</sub> Current  f <sub>CCLK</sub> > 0 MHz f <sub>SCLK0/1</sub> ≥ 0 MHz			See I <sub>DD_INT_TOT</sub> equation in the Total Internal Power Dissipation section.	mA

<sup>1</sup> Applies to all output and bidirectional pins except TWI, DMC, USB, and MLB.

<sup>2</sup> See the [Output Drive Currents](#) section for typical drive current capabilities.

<sup>3</sup> Applies to all DMC output and bidirectional signals in DDR2 mode.

<sup>4</sup> Applies to all DMC output and bidirectional signals in DDR3 mode.

<sup>5</sup> Applies to all DMC output and bidirectional signals in LPDDR mode.

<sup>6</sup> Applies to input pins: SYS\_BMODE0-2, SYS\_CLKIN0, SYS\_CLKIN1, SYS\_HWRST, JTG\_TDI, JTG\_TMS, and USB0\_CLKIN.

<sup>7</sup> Applies to input pins with internal pull-ups: JTG\_TDI, JTG\_TMS, and JTG\_TCK.

<sup>8</sup> Applies to signals: JTAG\_TRST, USB0\_VBUS.

<sup>9</sup> Applies to signals: PA0-15, PB0-15, PC0-15, PD0-15, PE0-15, PF0-11, DAI0\_PINx, DMC0\_DQx, DMC0\_LDQS, DMC0\_UDQS, DMC0\_LDQS, DMC0\_UDQS, SYS\_FAULT, SYS\_FAULT, JTG\_TDO, USB0\_ID, USB0\_DM, USB0\_DP, and USB0\_VBC.

<sup>10</sup> Applies to all signal pins.

<sup>11</sup> See ["Estimating Power for ADSP-SC57x/2157x SHARC+ Processors"](#) (EE-397) for further information.

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

## HADC

### HADC Electrical Characteristics

Table 34. HADC Electrical Characteristics

Parameter	Conditions	Typ	Unit
I <sub>DD_HADC_IDLE</sub>	Current consumption on V <sub>DD_HADC</sub> HADC is powered on, but not converting	2.0	mA
I <sub>DD_HADC_ACTIVE</sub>	Current consumption on V <sub>DD_HADC</sub> during a conversion	2.5	mA
I <sub>DD_HADC_POWERDOWN</sub>	Current consumption on V <sub>DD_HADC</sub> Analog circuitry of the HADC is powered down	60	μA

### HADC DC Accuracy

Table 35. HADC DC Accuracy for CSP\_BGA<sup>1</sup>

Parameter	Typ	Unit <sup>2</sup>
Resolution	9	Bits
No Missing Codes (NMC) – Unrestricted	9	Bits
No Missing Codes (NMC) – Pin Restrictions <sup>3</sup>	10	Bits
Integral Nonlinearity (INL)	±2	LSB
Differential Nonlinearity (DNL)	±2	LSB
Offset Error	±5	LSB
Offset Error Matching	±6	LSB
Gain Error	±4	LSB
Gain Error Matching	±4	LSB

<sup>1</sup> See the [Operating Conditions](#) section for the HADC0\_VINx specification.

<sup>2</sup> LSB = HADC0\_VREFP ÷ 512.

<sup>3</sup> Pin restrictions required: pins DAI18, DAI19, and DAI20 must be programmed to inputs and a static (non-switching) signal applied to the pins.

Table 36. HADC DC Accuracy for LQFP\_EP<sup>1</sup>

Parameter	Typ	Unit <sup>2</sup>
Resolution	7	Bits
No Missing Codes (NMC) – Unrestricted	7	Bits
No Missing Codes (NMC) – Pin Restrictions <sup>3</sup>	9	Bits
Integral Nonlinearity (INL)	±2	LSB
Differential Nonlinearity (DNL)	±2	LSB
Offset Error	±5	LSB
Offset Error Matching	±6	LSB
Gain Error	±4	LSB
Gain Error Matching	±4	LSB

<sup>1</sup> See the [Operating Conditions](#) section for the HADC0\_VINx specification.

<sup>2</sup> LSB = HADC0\_VREFP ÷ 128.

<sup>3</sup> Pin restrictions required: pins DAI18, DAI19, and DAI20 must be programmed to inputs and a static (non-switching) signal applied to the pins.

### HADC Timing Specifications

Table 37. HADC Timing Specifications

Parameter	Typ	Max	Unit
Conversion Time <sup>1</sup>	20 × T <sub>SAMPLE</sub>		μs
Throughput Range		1	MSPS
T <sub>WAKEUP</sub>		100	μs

<sup>1</sup> Refer to the [ADSP-SC57x/ADSP-2157x SHARC+ Processor Hardware Reference](#) for additional information about T<sub>SAMPLE</sub>.

## TMU

### TMU Characteristics

Table 38. TMU Characteristics

Parameter	Typ	Unit
Resolution	1	°C
Accuracy	±8	°C

Table 39. TMU Gain and Offset

Junction Temperature Range	TMU_GAIN	TMU_OFFSET
-40°C to +40°C	Contact Analog Devices, Inc.	
40°C to 85°C	Contact Analog Devices, Inc.	
85°C to 133°C	Contact Analog Devices, Inc.	

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

## ABSOLUTE MAXIMUM RATINGS

Stresses at or above those listed in [Table 40](#) may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

**Table 40. Absolute Maximum Ratings**

Parameter	Rating
Internal (Core) Supply Voltage ( $V_{DD\_INT}$ )	-0.33 V to +1.26 V
External (I/O) Supply Voltage ( $V_{DD\_EXT}$ )	-0.33 V to +3.60 V
DDR2/LPDDR Controller Supply Voltage ( $V_{DD\_DMC}$ )	-0.33 V to +1.90 V
DDR3 Controller Supply Voltage ( $V_{DD\_DMC}$ )	-0.33 V to +1.60 V
DDR2 Reference Voltage ( $V_{DDR\_VREF}$ )	-0.33 V to +1.90 V
USB PHY Supply Voltage ( $V_{DD\_USB}$ )	-0.33 V to +3.60 V
HADC Supply Voltage ( $V_{DD\_HADC}$ )	-0.33 V to +3.60 V
HADC Reference Voltage ( $V_{HADC\_REF}$ )	-0.33 V to +3.60 V
DDR2/LPDDR Input Voltage <sup>1</sup>	-0.33 V to +1.90 V
DDR3 Input Voltage <sup>1</sup>	-0.33 V to +1.60 V
Digital Input Voltage <sup>1, 2</sup>	-0.33 V to +3.60 V
TWI Input Voltage <sup>1, 3</sup>	-0.33 V to +5.50 V
USB0_Dx Input Voltage <sup>1, 4</sup>	-0.33 V to +5.25 V
USB0_VBUS Input Voltage <sup>1, 4</sup>	-0.33 V to +6 V
Output Voltage Swing	-0.33 V to $V_{DD\_EXT} + 0.5$ V
Analog Input Voltage <sup>5</sup>	-0.2 V to $V_{DD\_HADC} + 0.2$ V
$I_{OH}/I_{OL}$ Current per Signal <sup>2</sup>	6 mA (maximum)
Storage Temperature Range	-65°C to +150°C
Junction Temperature While Biased	133°C

<sup>1</sup> Applies only when the related power supply ( $V_{DD\_DMC}$ ,  $V_{DD\_EXT}$ , or  $V_{DD\_USB}$ ) is within specification. When the power supply is below specification, the range is the voltage being applied to that power domain  $\pm 0.2$  V.

<sup>2</sup> Applies to 100% transient duty cycle.

<sup>3</sup> Applies to TWI\_SCL and TWI\_SDA.

<sup>4</sup> If the USB is not used, connect these pins according to [Table 25](#).

<sup>5</sup> Applies only when  $V_{DD\_HADC}$  is within specifications and  $\leq 3.4$  V. When  $V_{DD\_HADC}$  is within specifications and  $> 3.4$  V, the maximum rating is 3.6 V. When  $V_{DD\_HADC}$  is below specifications, the range is  $V_{DD\_HADC} \pm 0.2$  V.

## ESD CAUTION



### ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

## DDR2 SDRAM Clock and Control Cycle Timing


Table 43 and Figure 10 show DDR2 SDRAM clock and control cycle timing, related to the DMC.

**Table 43. DDR2 SDRAM Clock and Control Cycle Timing, V<sub>DD\_DMC</sub> Nominal 1.8 V**

<b>Parameter</b>	<b>400 MHz<sup>1</sup></b>		<b>Unit</b>
	<b>Min</b>	<b>Max</b>	
<i>Switching Characteristics</i>			
t <sub>CK</sub>	Clock Cycle Time (CL = 2 Not Supported)	2.5	ns
t <sub>CH(abs)<sup>2</sup></sub>	Minimum Clock Pulse Width	0.48	t <sub>CK</sub>
t <sub>CL(abs)<sup>2</sup></sub>	Maximum Clock Pulse Width	0.48	t <sub>CK</sub>
t <sub>IS</sub>	Control/Address Setup Relative to DMC0_CK Rise	175	ps
t <sub>IH</sub>	Control/Address Hold Relative to DMC0_CK Rise	250	ps

<sup>1</sup>To ensure proper operation of DDR2, all the DDR2 requirements must be strictly followed. See “Interfacing DDR3/DDR2/LPDDR Memory to ADSP-SC5xx/215xx Processors” (EE-387).

<sup>2</sup>As per JESD79-2E definition.



*Figure 10. DDR2 SDRAM Clock and Control Cycle Timing*

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573


The SPTx\_TDVI output signal becomes active in SPORT multichannel mode. During transmit slots (enabled with active channel selection registers) the SPTx\_TDVI is asserted for communication with external devices.

**Table 59. SPORTs—Transmit Data Valid (TDV)<sup>1</sup>**

Parameter		Min	Max	Unit
<i>Switching Characteristics</i>				
t <sub>DRDVEN</sub>	Data Valid Enable Delay from Drive Edge of External Clock <sup>2</sup>	2		ns
t <sub>DFDVEN</sub>	Data Valid Disable Delay from Drive Edge of External Clock <sup>2</sup>		14	ns
t <sub>DRDVIN</sub>	Data Valid Enable Delay from Drive Edge of Internal Clock <sup>2</sup>	-2.5		ns
t <sub>DFDVIN</sub>	Data Valid Disable Delay from Drive Edge of Internal Clock <sup>2</sup>		3.5	ns

<sup>1</sup> Specifications apply to all four SPORTs.

<sup>2</sup> Referenced to drive edge.



*Figure 32. SPORTs—Transmit Data Valid Internal and External Clock*

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

## Asynchronous Sample Rate Converter (ASRC)—Serial Output Port

For the serial output port, the frame sync is an input and it must meet setup and hold times with regard to SCLK on the output port. The serial data output has a hold time and delay specification with regard to serial clock. The serial clock rising edge is the sampling edge, and the falling edge is the drive edge.

Table 62. ASRC, Serial Output Port

Parameter		Min	Max	Unit
<i>Timing Requirements</i>				
$t_{SRCFS}^1$	Frame Sync Setup Before Serial Clock Rising Edge	4		ns
$t_{SRCHFS}^1$	Frame Sync Hold After Serial Clock Rising Edge	5.5		ns
$t_{SRCCLKW}$	Clock Width	$t_{SCLK0} - 1$		ns
$t_{SRCCLK}$	Clock Period	$2 \times t_{SCLK0}$		ns
<i>Switching Characteristics</i>				
$t_{SRCTDD}^1$	Transmit Data Delay After Serial Clock Falling Edge		13	ns
$t_{SRCTDH}^1$	Transmit Data Hold After Serial Clock Falling Edge	1		ns

<sup>1</sup>The serial clock, data, and frame sync signals can come from any of the DAI pins. The serial clock and frame sync signals can also come via PCG or SPORTs. The input of the PCG can be either CLKIN, SCLK0, or any of the DAI pins.




Figure 35. ASRC Serial Output Port Timing

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

## SPI Port—SPIx\_RDY Master Timing

SPIx\_RDY is used to provide flow control. CPOL and CPHA are configuration bits in the SPIx\_CTL register, while LEADX, LAGX, and STOP are configuration bits in the SPIx\_DLY register.


**Table 70. SPI Port—SPIx\_RDY Master Timing<sup>1</sup>**

Parameter	Conditions	Min	Max	Unit
<i>Timing Requirement</i>				
$t_{SRDYSCKM}$	Setup Time for SPIx_RDY Deassertion Before Last Valid Data SPIx_CLK Edge	$(2 + 2 \times BAUD^2) \times t_{SCLK1} + 10$		ns
<i>Switching Characteristic</i>				
$t_{DRDYSCKM}^3$	Assertion of SPIx_RDY to First SPIx_CLK Edge of Next Transfer	BAUD = 0, CPHA = 0 $4.5 \times t_{SCLK1}$ BAUD = 0, CPHA = 1 $4 \times t_{SCLK1}$ BAUD > 0, CPHA = 0 $(1 + 1.5 \times BAUD^2) \times t_{SCLK1}$ BAUD > 0, CPHA = 1 $(1 + 1 \times BAUD^2) \times t_{SCLK1}$	5.5 $\times t_{SCLK1} + 10$ $5 \times t_{SCLK1} + 10$ $(2 + 2.5 \times BAUD^2) \times t_{SCLK1} + 10$ $(2 + 2 \times BAUD^2) \times t_{SCLK1} + 10$	ns

<sup>1</sup> All specifications apply to all three SPIs.

<sup>2</sup> BAUD value is set using the SPIx\_CLK.BAUD bits. BAUD value = SPIx\_CLK.BAUD bits + 1.

<sup>3</sup> Specification assumes the LEADX, LAGX, and STOP bits in the SPIx\_DLY register are zero.



*Figure 41. SPIx\_RDY Setup Before SPIx\_CLK*

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

## S/PDIF Receiver


The following section describes timing as it relates to the S/PDIF receiver.

### Internal Digital PLL Mode

In the internal digital PLL mode, the internal digital PLL generates the  $512 \times FS$  clock.

**Table 90. S/PDIF Receiver Internal Digital PLL Mode Timing**

Parameter	Min	Max	Unit
<i>Switching Characteristics</i>			
$t_{DFSI}$		5	ns
$t_{HOFSI}$	-2		ns
$t_{DDTI}$		5	ns
$t_{HDTI}$	-2		ns



*Figure 59. S/PDIF Receiver Internal Digital PLL Mode Timing*

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573




Figure 63. MLB 6-Pin Delay, Setup, and Hold Times


# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

## Program Trace Macrocell (PTM) Timing

Table 94 and Figure 66 provide I/O timing related to the PTM.

**Table 94. Trace Timing**

Parameter		Min	Max	Unit
<i>Switching Characteristics</i>				
t <sub>DTRD</sub>	TRACE Data Delay From Trace Clock Maximum		0.5 × t <sub>SCLK0</sub> + 4	ns
t <sub>HTRD</sub>	TRACE Data Hold From Trace Clock Minimum	0.5 × t <sub>SCLK0</sub> - 2.2		ns
t <sub>PTRCK</sub>	TRACE Clock Period Minimum	2 × t <sub>SCLK0</sub> - 1		ns



*Figure 66. Trace Timing*

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573




Figure 79. Driver Type B and Device Driver C (LPDDR)




Figure 80. Driver Type B and Device Driver C (LPDDR)

## TEST CONDITIONS

All timing parameters appearing in this data sheet were measured under the conditions described in this section. Figure 81 shows the measurement point for ac measurements (except output enable/disable). The measurement point,  $V_{MEAS}$ , is  $V_{DD\_EXT}/2$  for  $V_{DD\_EXT}$  (nominal) = 3.3 V.



Figure 81. Voltage Reference Levels for AC Measurements  
(Except Output Enable/Disable)

## Output Enable Time Measurement

Output pins are considered enabled when they make a transition from a high impedance state to the point when they start driving.

The output enable time,  $t_{ENA}$ , is the interval from the point when a reference signal reaches a high or low voltage level to the point when the output starts driving, as shown on the right side of Figure 82. If multiple pins are enabled, the measurement value is that of the first pin to start driving.




Figure 82. Output Enable/Disable

## Output Disable Time Measurement

Output pins are considered disabled when they stop driving, enter a high impedance state, and start to decay from the output high or low voltage. The output disable time,  $t_{DIS}$ , is the interval from when a reference signal reaches a high or low voltage level to the point when the output stops driving, as shown on the left side of Figure 82.

## Capacitive Loading

Output delays and holds are based on standard capacitive loads of an average of 6 pF on all pins (see Figure 83).  $V_{LOAD}$  is equal to  $V_{DD\_EXT}/2$ . Figure 84 through Figure 88 show how output rise time varies with capacitance. The delay and hold specifications given must be derated by a factor derived from these figures. The graphs in Figure 84 through Figure 88 cannot be linear outside the ranges shown.

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

Pin Name	Ball No.
VDD_INT	L16
VDD_INT	M05
VDD_INT	M16
VDD_INT	N05
VDD_INT	N16
VDD_INT	P05
VDD_INT	P06
VDD_INT	P08
VDD_INT	P09
VDD_INT	P10
VDD_INT	P11
VDD_INT	P12
VDD_INT	P13
VDD_INT	P15
VDD_INT	P16
VDD_INT	R04
VDD_INT	R05
VDD_INT	R07
VDD_INT	R08
VDD_INT	R09
VDD_INT	R10
VDD_INT	R11
VDD_INT	R12
VDD_INT	R13
VDD_INT	R14
VDD_INT	R16
VDD_INT	R17
VDD_USB	E13