




Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - DSP \(Digital Signal Processors\)](#)

[Embedded - DSP \(Digital Signal Processors\)](#) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

Applications of [Embedded - DSP \(Digital Signal Processors\)](#)

Details

Product Status	Active
Type	Fixed/Floating Point
Interface	CAN, EBI/EMI, Ethernet, DAI, I ² C, MMC/SD/SDIO, SPI, SPORT, UART/USART, USB OTG
Clock Rate	450MHz, 225MHz
Non-Volatile Memory	External
On-Chip RAM	1.640MB
Voltage - I/O	3.30V
Voltage - Core	1.10V
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP Exposed Pad
Supplier Device Package	176-LQFP-EP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/adsp-sc570kswz-42

ARM CORTEX-A5 PROCESSOR

The ARM Cortex-A5 processor (see [Figure 2](#)) is a high performance processor with the following features:

- Instruction cache unit (32 Kb) and data Level 1 (L1) cache unit (32 Kb)
- In order pipeline with dynamic branch prediction
- ARM, Thumb, and ThumbEE instruction set support
- ARM TrustZone® security extensions
- Harvard L1 memory system with a memory management unit (MMU)
- ARM v7 debug architecture
- Trace support through an embedded trace macrocell (ETM) interface
- Extension—vector floating-point unit (IEEE754) with trap-less execution
- Extension—media processing engine (MPE) with NEON™ technology
- Extension—Jazelle® hardware acceleration




Figure 2. ARM Cortex-A5 Processor Block Diagram

ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

The system configuration is flexible, but a typical configuration is 512 Kb DM, 128 Kb PM, and 128 Kb of instruction cache, with the remaining L1 memory configured as SRAM. Each addressable memory space outside the L1 memory can be accessed either directly or via cache.

The memory map in [Table 4](#) gives the L1 memory address space and shows multiple L1 memory blocks offering a configurable mix of SRAM and cache.

L1 Master and Slave Ports

Each SHARC+ core has two master ports and two slave ports to and from the system fabric. One master port fetches instructions. The second master port drives data to the system world. Slave port 1 together with slave port 2 (MDMA) run conflict free access to the individual memory blocks. For the slave port address, refer to the L1 memory address map in [Table 4](#).

L1 On-Chip Memory Bandwidth

The internal memory architecture allows programs to have four accesses at the same time to any of the four blocks, assuming no block conflicts. The total bandwidth is realized using both the DMD and PMD buses (2×64 -bits CCLK speed and 2×32 -bit SYCLK speed).

Instruction and Data Cache

The ADSP-SC57x/ADSP-2157x processors also include a traditional instruction cache (I-cache) and two data caches (D-cache) (PM/DM caches) with parity support for all caches. These caches support one instruction access and two data accesses over the DM and PM buses, per CCLK cycle. The cache controllers automatically manage the configured L1 memory. The system can configure part of the L1 memory for automatic management by the cache controllers. The sizes of these caches are independently configurable from 0 kB to a maximum of 128 kB each. The memory not managed by the cache controllers is directly addressable by the processors. The controllers ensure the data coherence between the two data caches. The caches provide user-controllable features such as full and partial locking, range bound invalidation, and flushing.

System Event Controller (SEC) Input

The output of the system event controller (SEC) controller is forwarded to the core event controller (CEC) to respond directly to all unmasked system-based interrupts. The SEC also supports nesting including various SEC interrupt channel arbitration options. The processor automatically stacks the arithmetic status (ASTATx and ASTATy) registers and mode (MODE1) register in parallel with the interrupt servicing for all SEC channels.

Core Memory-Mapped Registers (CMMR)

The core memory-mapped registers (CMMR) control the L1 instruction and data cache, BTB, L2 cache, parity error, system control, debug, and monitor functions.




Figure 5. ADSP-SC57x/ADSP-2157x Memory Map

SHARC+ CORE ARCHITECTURE

The ADSP-SC57x/ADSP-2157x processors are code compatible at the assembly level with the ADSP-2148x, ADSP-2147x, ADSP-2146x, ADSP-2137x, ADSP-2136x, ADSP-2126x, ADSP-2116x, and with the first-generation ADSP-2106x SHARC processors.

The ADSP-SC57x/ADSP-2157x processors share architectural features with the ADSP-2126x, ADSP-2136x, ADSP-2137x, ADSP-214xx, and ADSP-2116x SIMD SHARC processors, shown in [Figure 4](#) and detailed in the following sections.

ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

SYSTEM DESIGN

The following sections provide an introduction to system design features and power supply issues.

Clock Management

The processors provide three operating modes, each with a different performance and power profile. Control of clocking to each of the processor peripherals reduces power consumption. The processors do not support any low power operation modes. Control of clocking to each of the processor peripherals can reduce the power consumption.

Reset Control Unit (RCU)

Reset is the initial state of the whole processor, or the core, and is the result of a hardware or software triggered event. In this state, all control registers are set to default values and functional units are idle. Exiting a full system reset starts with the core ready to boot.

The reset control unit (RCU) controls how all the functional units enter and exit reset. Differences in functional requirements and clocking constraints define how reset signals are generated. Programs must guarantee that none of the reset functions put the system into an undefined state or causes resources to stall. This is particularly important when the core resets (programs must ensure that there is no pending system activity involving the core when it is reset).

From a system perspective, reset is defined by both the reset target and the reset source.

The reset target is defined as the following:

- System reset—all functional units except the RCU are set to default states.
- Hardware reset—all functional units are set to default states without exception. History is lost.
- Core only reset—affects the core only. When in reset state, the core is not accessed by any bus master.

The reset source is defined as the following:

- System reset—can be triggered by software (writing to the RCU_CTL register) or by another functional unit such as the dynamic power management (DPM) unit or any of the SEC, TRU, or emulator inputs.
- Hardware reset—the $\overline{\text{SYS_HWRST}}$ input signal asserts active (pulled down).
- Core only reset—affects only the core. The core is not accessed by any bus master when in reset state.
- Trigger request (peripheral).

Clock Generation Unit (CGU)

The ADSP-SC57x/ADSP-2157x processors support two independent PLLs. Each PLL is part of a clock generation unit (CGU); see Figure 7. Each CGU can be either driven externally by the same clock source or each can be driven by separate sources. This provides flexibility in determining the internal clocking frequencies for each clock domain.

Frequencies generated by each CGU are derived from a common multiplier with different divider values available for each output.


The CGU generates all on-chip clocks and synchronization signals. Multiplication factors are programmed to define the PLLCLK frequency.

Programmable values divide the PLLCLK frequency to generate the core clock (CCLK), the system clocks, the DDR1/DDR2/DDR3 clock (DCLK), and the output clock (OCLK). For more information on clocking, see the [ADSP-SC57x/ADSP-2157x SHARC+ Processor Hardware Reference](#).

Writing to the CGU control registers does not affect the behavior of the PLL immediately. Registers are first programmed with a new value and the PLL logic executes the changes so it transitions smoothly from the current conditions to the new conditions.

System Crystal Oscillator and USB Crystal Oscillator

The processor can be clocked by an external crystal (see Figure 6), a sine wave input, or a buffered, shaped clock derived from an external clock oscillator. If using an external clock, it must be a TTL-compatible signal and must not be halted, changed, or operated below the specified frequency during normal operation. This signal is connected to the SYS_CLKINx pin and the USB_CLKIN pin of the processor. When using an external clock, the SYS_XTALx pin and the USB_XTAL pin must be left unconnected. Alternatively, because the processor includes an on-chip oscillator circuit, an external crystal can be used.



NOTE: VALUES MARKED WITH * MUST BE CUSTOMIZED, DEPENDING ON THE CRYSTAL AND LAYOUT. ANALYZE CAREFULLY. FOR FREQUENCIES ABOVE 33 MHz, THE SUGGESTED CAPACITOR VALUE OF 18 pF MUST BE TREATED AS A MAXIMUM.

Figure 6. External Crystal Connection

For fundamental frequency operation, use the circuit shown in Figure 6. A parallel resonant, fundamental frequency, micro-processor grade crystal is connected across the SYS_CLKINx pin and the SYS_XTALx pin. The on-chip resistance between the SYS_CLKINx pin and the SYS_XTALx pin is in the 500 kΩ range. Further parallel resistors are typically not recommended.

ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

Table 10. Power Domains

Power Domain	V _{DD} Range
All internal logic	V _{DD_INT}
DDR3/DDR2/LPDDR	V _{DD_DMC}
USB	V _{DD_USB}
HADC/TMU	V _{DD_HADC}
All other I/O (includes SYS, JTAG, and ports pins)	V _{DD_EXT}

The power dissipated by a processor is largely a function of the clock frequency and the square of the operating voltage. For example, reducing the clock frequency by 25% results in a 25% reduction in dynamic power dissipation.

Target Board JTAG Emulator Connector

The Analog Devices DSP tools product line of JTAG emulators uses the IEEE 1149.1 JTAG test access port of the processors to monitor and control the target board processor during emulation. The Analog Devices DSP tools product line of JTAG emulators provides emulation at full processor speed, allowing inspection and modification of memory, registers, and processor stacks. The processor JTAG interface ensures the emulator does not affect target system loading or timing.

For information on JTAG emulator operation, see the appropriate emulator hardware user's guide at [SHARC Processors Software and Tools](#).

SYSTEM DEBUG

The processors include various features that allow easy system debug. These are described in the following sections.

System Watchpoint Unit (SWU)

The system watchpoint unit (SWU) is a single module that connects to a single system bus and provides transaction monitoring. One SWU is attached to the bus going to each system slave. The SWU provides ports for all system bus address channel signals. Each SWU contains four match groups of registers with associated hardware. These four SWU match groups operate independently but share common event (for example, interrupt and trigger) outputs.

Debug Access Port (DAP)

Debug access port (DAP) provides IEEE 1149.1 JTAG interface support through the JTAG debug. The DAP provides an optional instrumentation trace for both the core and system. It provides a trace stream that conforms to *MIPI System Trace Protocol version 2 (STPv2)*.

DEVELOPMENT TOOLS

Analog Devices supports its processors with a complete line of software and hardware development tools, including an integrated development environment (CrossCore[®] Embedded Studio), evaluation products, emulators, and a variety of software add ins.

Integrated Development Environments (IDEs)

For C/C++ software writing and editing, code generation, and debug support, Analog Devices offers the CrossCore Embedded Studio integrated development environment (IDE).

CrossCore Embedded Studio is based on the Eclipse framework. Supporting most Analog Devices processor families, it is the IDE of choice for processors, including multicore devices.

CrossCore Embedded Studio seamlessly integrates available software add ins to support real time operating systems, file systems, TCP/IP stacks, USB stacks, algorithmic software modules, and evaluation hardware board support packages. For more information, visit www.analog.com/cces.

EZ-KIT Lite Evaluation Board

For processor evaluation, Analog Devices provides a wide range of EZ-KIT Lite[®] evaluation boards. Including the processor and key peripherals, the evaluation board also supports on-chip emulation capabilities and other evaluation and development features. Various EZ-Extenders[®] are also available, which are daughter cards that deliver additional specialized functionality, including audio and video processing. For more information visit www.analog.com.

EZ-KIT Lite Evaluation Kits

For a cost-effective way to learn more about developing with Analog Devices processors, Analog Devices offer a range of EZ-KIT Lite evaluation kits. Each evaluation kit includes an EZ-KIT Lite evaluation board, directions for downloading an evaluation version of the available IDE(s), a USB cable, and a power supply. The USB controller on the EZ-KIT Lite board connects to the USB port of the user PC, enabling the chosen IDE evaluation suite to emulate the on-board processor in circuit. This permits users to download, execute, and debug programs for the EZ-KIT Lite system. It also supports in circuit programming of the on-board Flash[®] device to store user specific boot code, enabling standalone operation. With the full version of CrossCore Embedded Studio installed (sold separately), engineers can develop software for supported EZ-KITs or any custom system utilizing supported Analog Devices processors.

Software Add Ins for CrossCore Embedded Studio

Analog Devices offers software add ins which seamlessly integrate with CrossCore Embedded Studio to extend the capabilities and reduce development time. Add ins include board support packages for evaluation hardware, various middleware packages, and algorithmic modules. Documentation, help, configuration dialogs, and coding examples present in these add ins are viewable through the CrossCore Embedded Studio IDE once the add in is installed.

ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

Table 12. ADSP-SC57x/ADSP-2157x 400-Ball CSP_BGA Signal Descriptions (Continued)

Signal Name	Description	Port	Pin Name
DAI0_PIN16	DAI0 Pin 16	Not Muxed	DAI0_PIN16
DAI0_PIN17	DAI0 Pin 17	Not Muxed	DAI0_PIN17
DAI0_PIN18	DAI0 Pin 18	Not Muxed	DAI0_PIN18
DAI0_PIN19	DAI0 Pin 19	Not Muxed	DAI0_PIN19
DAI0_PIN20	DAI0 Pin 20	Not Muxed	DAI0_PIN20
DMC0_A00	DMC0 Address 0	Not Muxed	DMC0_A00
DMC0_A01	DMC0 Address 1	Not Muxed	DMC0_A01
DMC0_A02	DMC0 Address 2	Not Muxed	DMC0_A02
DMC0_A03	DMC0 Address 3	Not Muxed	DMC0_A03
DMC0_A04	DMC0 Address 4	Not Muxed	DMC0_A04
DMC0_A05	DMC0 Address 5	Not Muxed	DMC0_A05
DMC0_A06	DMC0 Address 6	Not Muxed	DMC0_A06
DMC0_A07	DMC0 Address 7	Not Muxed	DMC0_A07
DMC0_A08	DMC0 Address 8	Not Muxed	DMC0_A08
DMC0_A09	DMC0 Address 9	Not Muxed	DMC0_A09
DMC0_A10	DMC0 Address 10	Not Muxed	DMC0_A10
DMC0_A11	DMC0 Address 11	Not Muxed	DMC0_A11
DMC0_A12	DMC0 Address 12	Not Muxed	DMC0_A12
DMC0_A13	DMC0 Address 13	Not Muxed	DMC0_A13
DMC0_A14	DMC0 Address 14	Not Muxed	DMC0_A14
DMC0_A15	DMC0 Address 15	Not Muxed	DMC0_A15
DMC0_BA0	DMC0 Bank Address Input 0	Not Muxed	DMC0_BA0
DMC0_BA1	DMC0 Bank Address Input 1	Not Muxed	DMC0_BA1
DMC0_BA2	DMC0 Bank Address Input 2	Not Muxed	DMC0_BA2
<u>DMC0_CAS</u>	DMC0 Column Address Strobe	Not Muxed	<u>DMC0_CAS</u>
DMC0_CK	DMC0 Clock	Not Muxed	DMC0_CK
<u>DMC0_CK</u>	DMC0 Clock (complement)	Not Muxed	<u>DMC0_CK</u>
DMC0_CKE	DMC0 Clock enable	Not Muxed	DMC0_CKE
<u>DMC0_CS0</u>	DMC0 Chip Select 0	Not Muxed	<u>DMC0_CS0</u>
DMC0_DQ00	DMC0 Data 0	Not Muxed	DMC0_DQ00
DMC0_DQ01	DMC0 Data 1	Not Muxed	DMC0_DQ01
DMC0_DQ02	DMC0 Data 2	Not Muxed	DMC0_DQ02
DMC0_DQ03	DMC0 Data 3	Not Muxed	DMC0_DQ03
DMC0_DQ04	DMC0 Data 4	Not Muxed	DMC0_DQ04
DMC0_DQ05	DMC0 Data 5	Not Muxed	DMC0_DQ05
DMC0_DQ06	DMC0 Data 6	Not Muxed	DMC0_DQ06
DMC0_DQ07	DMC0 Data 7	Not Muxed	DMC0_DQ07
DMC0_DQ08	DMC0 Data 8	Not Muxed	DMC0_DQ08
DMC0_DQ09	DMC0 Data 9	Not Muxed	DMC0_DQ09
DMC0_DQ10	DMC0 Data 10	Not Muxed	DMC0_DQ10
DMC0_DQ11	DMC0 Data 11	Not Muxed	DMC0_DQ11
DMC0_DQ12	DMC0 Data 12	Not Muxed	DMC0_DQ12
DMC0_DQ13	DMC0 Data 13	Not Muxed	DMC0_DQ13
DMC0_DQ14	DMC0 Data 14	Not Muxed	DMC0_DQ14
DMC0_DQ15	DMC0 Data 15	Not Muxed	DMC0_DQ15
DMC0_LDM	DMC0 Data Mask for Lower Byte	Not Muxed	DMC0_LDM
DMC0_LDQS	DMC0 Data Strobe for Lower Byte	Not Muxed	DMC0_LDQS
<u>DMC0_LDQS</u>	DMC0 Data Strobe for Lower Byte (complement)	Not Muxed	<u>DMC0_LDQS</u>

ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

Table 17. Signal Multiplexing for Port E (Continued)

Signal Name	Multiplexed Function 0	Multiplexed Function 1	Multiplexed Function 2	Multiplexed Function 3	Multiplexed Function Input Tap
PE_03	LP0_ACK				
PE_04	LP0_D0				
PE_05	LP0_D1				
PE_06	LP0_D2				
PE_07	LP0_D3				
PE_08	LP0_D4				
PE_09	LP0_D5				
PE_10	LP0_D6				
PE_11	LP0_D7				
PE_12	MSIO_D0		TM0_TMR0		
PE_13	MSIO_D1	C1_FLG0	CNT0_UD		
PE_14	MSIO_D2	UART1_CTS	TM0_TMR6		
PE_15	MSIO_D3	C2_FLG3			

Table 18. Signal Multiplexing for Port F

Signal Name	Multiplexed Function 0	Multiplexed Function 1	Multiplexed Function 2	Multiplexed Function 3	Multiplexed Function Input Tap
PF_00	MSIO_D4	TRACE0_D00			
PF_01	MSIO_D5	TRACE0_D01			
PF_02	MSIO_D6	TRACE0_D02			
PF_03	MSIO_D7	TRACE0_D03			
PF_04	MSIO_CLK	C1_FLG2	SPI0_SEL6		
PF_05	ETH0_PTPCLKIN0	TM0_TMR1	SPI0_SEL5		
PF_06	ETH0_PTPAUXIN2	TRACE0_CLK			TM0_ACLK1
PF_07	ETH0_PTPAUXIN3	TM0_TMR2	MSIO_CMD		
PF_08	UART0_TX				
PF_09	UART0_RX				TM0_ACIO
PF_10	UART1_TX	SPI2_SEL2			
PF_11	UART1_RX	ACM0_A0	SPI1_SEL3	C2_FLG2	TM0_AC11

Table 19 shows the internal timer signal routing. This table applies to both the 400-ball CSP_BGA and 176-lead LQFP packages.

Table 19. Internal Timer Signal Routing

Timer Input Signal	Internal Source
TM0_ACLK0 ¹	SYS_CLKIN1
TM0_AC15	DAI0_PB04_O
TM0_ACLK5	DAI0_PB03_O
TM0_AC16	DAI0_PB20_O
TM0_ACLK6	DAI0_PB19_O
TM0_AC17	CNT0_TO
TM0_ACLK7	SYS_CLKIN0

¹ Not applicable for LQFP package.

ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

Table 25. ADSP-SC57x/ADSP-2157x Designer Quick Reference (Continued)

Signal Name	Type	Driver Type	Internal Termination	Reset Drive	Power Domain	Description and Notes
DMC0_CAS	Output	B	none	L	VDD_DMC	Desc: DMC0 Column Address Strobe Notes: No notes
DMC0_CK	Output	C	none	L	VDD_DMC	Desc: DMC0 Clock Notes: No notes
DMC0_CKE	Output	B	none	L	VDD_DMC	Desc: DMC0 Clock enable Notes: No notes
DMC0_CK	Output	C	none	L	VDD_DMC	Desc: DMC0 Clock (complement) Notes: No notes
DMC0_CS0	Output	B	none	L	VDD_DMC	Desc: DMC0 Chip Select 0 Notes: No notes
DMC0_DQ00	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 0 Notes: No notes
DMC0_DQ01	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 1 Notes: No notes
DMC0_DQ02	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 2 Notes: No notes
DMC0_DQ03	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 3 Notes: No notes
DMC0_DQ04	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 4 Notes: No notes
DMC0_DQ05	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 5 Notes: No notes
DMC0_DQ06	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 6 Notes: No notes
DMC0_DQ07	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 7 Notes: No notes
DMC0_DQ08	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 8 Notes: No notes
DMC0_DQ09	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 9 Notes: No notes
DMC0_DQ10	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 10 Notes: No notes
DMC0_DQ11	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 11 Notes: No notes
DMC0_DQ12	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 12 Notes: No notes
DMC0_DQ13	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 13 Notes: No notes
DMC0_DQ14	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 14 Notes: No notes
DMC0_DQ15	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 15 Notes: No notes
DMC0_LDM	Output	B	none	L	VDD_DMC	Desc: DMC0 Data Mask for Lower Byte Notes: No notes
DMC0_LDQS	InOut	C	none	none	VDD_DMC	Desc: DMC0 Data Strobe for Lower Byte Notes: External weak pull-down required in LPDDR mode

ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

Table 25. ADSP-SC57x/ADSP-2157x Designer Quick Reference (Continued)

Signal Name	Type	Driver Type	Internal Termination	Reset Drive	Power Domain	Description and Notes
PA_05	InOut	A	Programmable PullUp ¹	none	VDD_EXT	Desc: PORTA Position 5 Notes: See note ²
PA_06	InOut	A	Programmable PullUp ¹	none	VDD_EXT	Desc: PORTA Position 6 Notes: See note ²
PA_07	InOut	A	Programmable PullUp ¹	none	VDD_EXT	Desc: PORTA Position 7 Notes: See note ²
PA_08	InOut	A	Programmable PullUp ¹	none	VDD_EXT	Desc: PORTA Position 8 Notes: See note ²
PA_09	InOut	A	Programmable PullUp ¹	none	VDD_EXT	Desc: PORTA Position 9 Notes: See note ²
PA_10	InOut	A	Programmable PullUp ¹	none	VDD_EXT	Desc: PORTA Position 10 Notes: See note ²
PA_11	InOut	A	Programmable PullUp ¹	none	VDD_EXT	Desc: PORTA Position 11 Notes: See note ²
PA_12	InOut	A	Programmable PullUp ¹	none	VDD_EXT	Desc: PORTA Position 12 Notes: See note ²
PA_13	InOut	A	Programmable PullUp ¹	none	VDD_EXT	Desc: PORTA Position 13 Notes: See note ²
PA_14	InOut	A	Programmable PullUp ¹	none	VDD_EXT	Desc: PORTA Position 14 Notes: See note ²
PA_15	InOut	A	Programmable PullUp ¹	none	VDD_EXT	Desc: PORTA Position 15 Notes: See note ²
PB_00	InOut	A	Programmable PullUp ¹	none	VDD_EXT	Desc: PORTB Position 0 Notes: See note ²
PB_01	InOut	A	Programmable PullUp ¹	none	VDD_EXT	Desc: PORTB Position 1 Notes: See note ²
PB_02	InOut	A	Programmable PullUp ¹	none	VDD_EXT	Desc: PORTB Position 2 Notes: See note ²
PB_03	InOut	H	none	none	VDD_EXT	Desc: PORTB Position 3 Notes: Connect to VDD_EXT or GND if not used
PB_04	InOut	H	none	none	VDD_EXT	Desc: PORTB Position 4 Notes: Connect to VDD_EXT or GND if not used
PB_05	InOut	H	none	none	VDD_EXT	Desc: PORTB Position 5 Notes: Connect to VDD_EXT or GND if not used
PB_06	InOut	H	none	none	VDD_EXT	Desc: PORTB Position 6 Notes: Connect to VDD_EXT or GND if not used
PB_07	InOut	H	none	none	VDD_EXT	Desc: PORTB Position 7 Notes: Connect to VDD_EXT or GND if not used
PB_08	InOut	H	none	none	VDD_EXT	Desc: PORTB Position 8 Notes: Connect to VDD_EXT or GND if not used
PB_09	InOut	H	none	none	VDD_EXT	Desc: PORTB Position 9 Notes: Connect to VDD_EXT or GND if not used

ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

ELECTRICAL CHARACTERISTICS

Parameter	Conditions	Min	Typ	Max	Unit
V_{OH}^1	High Level Output Voltage	At V_{DD_EXT} = minimum, $I_{OH} = -1.0 \text{ mA}^2$	2.4		V
V_{OL}^1	Low Level Output Voltage	At V_{DD_EXT} = minimum, $I_{OL} = 1.0 \text{ mA}^2$		0.4	V
$V_{OH_DDR2}^3$	High Level Output Voltage for DDR2 DS = 40 Ω	At V_{DD_DDR} = minimum, $I_{OH} = -5.8 \text{ mA}$	1.38		V
$V_{OL_DDR2}^3$	Low Level Output Voltage for DDR2 DS = 40 Ω	At V_{DD_DDR} = minimum, $I_{OL} = 5.8 \text{ mA}$		0.32	V
$V_{OH_DDR2}^3$	High Level Output Voltage for DDR2 DS = 60 Ω	At V_{DD_DDR} = minimum, $I_{OH} = -3.4 \text{ mA}$	1.38		V
$V_{OL_DDR2}^3$	Low Level Output Voltage for DDR2 DS = 60 Ω	At V_{DD_DDR} = minimum, $I_{OL} = 3.4 \text{ mA}$		0.32	V
$V_{OH_DDR3}^4$	High Level Output Voltage for DDR3 DS = 40 Ω	At V_{DD_DDR} = minimum, $I_{OH} = -5.8 \text{ mA}$	1.105		V
$V_{OL_DDR3}^4$	Low Level Output Voltage for DDR3 DS = 40 Ω	At V_{DD_DDR} = minimum, $I_{OL} = 5.8 \text{ mA}$		0.32	V
$V_{OH_DDR3}^4$	High Level Output Voltage for DDR3 DS = 60 Ω	At V_{DD_DDR} = minimum, $I_{OH} = -3.4 \text{ mA}$	1.105		V
$V_{OL_DDR3}^4$	Low Level Output Voltage for DDR3 DS = 60 Ω	At V_{DD_DDR} = minimum, $I_{OL} = 3.4 \text{ mA}$		0.32	V
$V_{OH_LPDDR}^5$	High Level Output Voltage for LPDDR	At V_{DD_DDR} = minimum, $I_{OH} = -6.0 \text{ mA}$	1.38		V
$V_{OL_LPDDR}^5$	Low Level Output Voltage for LPDDR	At V_{DD_DDR} = minimum, $I_{OL} = 6.0 \text{ mA}$		0.32	V
$I_{IH}^{6,7}$	High Level Input Current	At V_{DD_EXT} = maximum, $V_{IN} = V_{DD_EXT}$ maximum		10	μA
I_{IL}^6	Low Level Input Current	At V_{DD_EXT} = maximum, $V_{IN} = 0 \text{ V}$		10	μA
$I_{IL_PU}^7$	Low Level Input Current Pull-Up	At V_{DD_EXT} = maximum, $V_{IN} = 0 \text{ V}$		200	μA
$I_{IH_PD}^8$	High Level Input Current Pull-Down	At V_{DD_EXT} = maximum, $V_{IN} = V_{DD_EXT}$ maximum		200	μA
I_{OZH}^9	Three-State Leakage Current	At V_{DD_EXT}/V_{DD_DDR} = maximum, $V_{IN} = V_{DD_EXT}/V_{DD_DDR}$ maximum		10	μA
I_{OZL}^9	Three-State Leakage Current	At V_{DD_EXT}/V_{DD_DDR} = maximum, $V_{IN} = 0 \text{ V}$		10	μA
C_{IN}^{10}	Input Capacitance	$T_{CASE} = 25^\circ\text{C}$		5	pF
I_{DD_IDLE}	V_{DD_INT} Current in Idle	$f_{CCLK} = 450 \text{ MHz}$ $ASF_{SHARC1} = 0.32$ $ASF_{SHARC2} = 0.32$ $ASF_{A5} = 0.25$ $f_{SYSCLK} = 225 \text{ MHz}$ $f_{SCLK0/1} = 112.5 \text{ MHz}$ (Other clocks are disabled) No Peripheral or DMA activity $T_J = 25^\circ\text{C}$ $V_{DD_INT} = 1.1 \text{ V}$	410		mA

ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

Total Internal Power Dissipation

Total power dissipation has two components:

1. Static, including leakage current
2. Dynamic, due to transistor switching characteristics for each clock domain

Many operating conditions can also affect power dissipation, including temperature, voltage, operating frequency, and processor activity. The following equation describes the internal current consumption.

$$I_{DD_INT_TOT} = I_{DD_INT_STATIC} + I_{DD_INT_CCLK_SHARC1_DYN} + I_{DD_INT_CCLK_SHARC2_DYN} + I_{DD_INT_CCLK_A5_DYN} + I_{DD_INT_DCLK_DYN} + I_{DD_INT_SYCLK_DYN} + I_{DD_INT_SCLK0_DYN} + I_{DD_INT_SCLK1_DYN} + I_{DD_INT_OCLK_DYN} + I_{DD_INT_ACCL_DYN} + I_{DD_INT_USB_DYN} + I_{DD_INT_MLB_DYN} + I_{DD_INT_EMAC_DYN} + I_{DD_INT_DMA_DR_DYN}$$

$I_{DD_INT_STATIC}$ is the sole contributor to the static power dissipation component and is specified as a function of voltage (V_{DD_INT}) and junction temperature (T_J) in Table 29.

Table 29. Static Current— $I_{DD_INT_STATIC}$ (mA)

T_J (°C)	Voltage (V_{DD_INT})			
	1.05	1.10	1.15	1.20
–40	4	5	6	7
–20	6	8	9	11
–10	8	10	12	14
0	11	13	16	18
+10	15	17	20	24
+25	22	26	30	35
+40	34	39	45	52
+55	50	57	66	76
+70	74	84	95	109
+85	107	121	137	155
+100	153	172	194	218
+105	173	195	219	246
+115	217	243	273	305
+125	271	302	338	377
+133	323	359	400	446

The other 13 addends in the $I_{DD_INT_TOT}$ equation comprise the dynamic power dissipation component and fall into four broad categories: application-dependent currents, clock currents, currents from high speed peripheral operation, and data transmission currents.

Application Dependent Current

The application dependent currents include the dynamic current in the core clock domain of the two SHARC+ cores and the ARM Cortex-A5 core, as well as the dynamic current in the accelerator block.

Dynamic current consumed by the core is subject to an activity scaling factor (ASF) that represents application code running on the processor cores (see Table 30 and Table 31). The ASF is combined with the CCLK frequency and V_{DD_INT} dependent dynamic current data in Table 32 and Table 33, respectively, to calculate this portion of the total dynamic power dissipation component.

$$I_{DD_INT_CCLK_SHARC1_DYN} = \text{Table 32} \times ASF_{SHARC1}$$

$$I_{DD_INT_CCLK_SHARC2_DYN} = \text{Table 32} \times ASF_{SHARC2}$$

$$I_{DD_INT_CCLK_A5_DYN} = \text{Table 33} \times ASF_{A5}$$

Table 30. Activity Scaling Factors for the SHARC+® Core 1 and Core 2 (ASF_{SHARC1} and ASF_{SHARC2})

I_{DD_INT} Power Vector	ASF
I_{DD_IDLE}	0.32
I_{DD_NOP}	0.55
$I_{DD_TYP_3070}$	0.75
$I_{DD_TYP_5050}$	0.88
$I_{DD_TYP_7030}$	1.00
$I_{DD_PEAK_100}$	1.13

Table 31. Activity Scaling Factors for the ARM® Cortex®-A5 Core (ASF_{A5})

I_{DD_INT} Power Vector	ASF
I_{DD_IDLE}	0.25
$I_{DD_DHRYSTONE}$	0.67
$I_{DD_TYP_2575}$	0.53
$I_{DD_TYP_5050}$	0.75
$I_{DD_TYP_7525}$	1.00
$I_{DD_PEAK_100}$	1.27

ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

DDR3 SDRAM Clock and Control Cycle Timing

Table 49 and Figure 16 show mobile DDR3 SDRAM clock and control cycle timing, related to the DMC.

Table 49. DDR3 SDRAM Clock and Control Cycle Timing, V_{DD_DMC} Nominal 1.5 V

Parameter		450 MHz ¹		Unit
		Min	Max	
Switching Characteristics				
t _{CK}	Clock Cycle Time (CL = 2 Not Supported)	2.22		ns
t _{CH(abs)} ²	Minimum Clock Pulse Width	0.47	0.53	t _{CK}
t _{CL(abs)} ²	Maximum Clock Pulse Width	0.47	0.53	t _{CK}
t _{IS}	Control/Address Setup Relative to DMC0_CK Rise	0.2		ns
t _{IH}	Control/Address Hold Relative to DMC0_CK Rise	0.275		ns

¹ To ensure proper operation of the DDR3, all the DDR3 requirements must be strictly followed. See “Interfacing DDR3/DDR2/LPDDR Memory to ADSP-SC5xx/215xx Processors” (EE-387).

² As per JESD79-3F definition.




Figure 16. DDR3 SDRAM Clock and Control Cycle Timing




Figure 28. LPs—Receive




Figure 30. SPORTs

ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

Table 64. SPI2 Port—Master Timing¹

Parameter		Min	Max	Unit
<i>Timing Requirements</i>				
t_{SSPIDM}	Data Input Valid to SPIx_CLK Edge (Data Input Setup)	2.7		ns
t_{HSPIDM}	SPIx_CLK Sampling Edge to Data Input Invalid	0.75		ns
<i>Switching Characteristics</i>				
t_{SDSCIM}	$\overline{SPIx_SEL}$ low to First SPI_CLK Edge for CPHA = 1 ²	$t_{SPICLKPROG} - 5$		ns
	$\overline{SPIx_SEL}$ low to First SPI_CLK Edge for CPHA = 0 ²	$1.5 \times t_{SPICLKPROG} - 5$		ns
t_{SPICHM}	SPIx_CLK High Period ³	$0.5 \times t_{SPICLKPROG} - 1.5$		ns
t_{SPICLM}	SPIx_CLK Low Period ³	$0.5 \times t_{SPICLKPROG} - 1.5$		ns
t_{SPICLK}	SPIx_CLK Period ³	$t_{SPICLKPROG} - 1.5$		ns
t_{HDSM}	Last SPIx_CLK Edge to $\overline{SPIx_SEL}$ High for CPHA = 1 ²	$1.5 \times t_{SPICLKPROG} - 5$		ns
	Last SPIx_CLK Edge to $\overline{SPIx_SEL}$ High for CPHA = 0 ²	$t_{SPICLKPROG} - 5$		ns
t_{SPITDM}	Sequential Transfer Delay ^{2, 4}	$t_{SPICLKPROG} - 1.5$		ns
$t_{DDSPIDM}$	SPIx_CLK Edge to Data Out Valid (Data Out Delay)		3.17	ns
$t_{HDSPIDM}$	SPIx_CLK Edge to Data Out Invalid (Data Out Hold)	-2.4		ns

¹ All specifications apply to SPI2 only.

² Specification assumes the LEADX and LAGX bits in the SPI_DLY register are 1.

³ See Table 27 for details on the minimum period that may be programmed for $t_{SPICLKPROG}$.

⁴ Applies to sequential mode with STOP ≥ 1 .




Figure 36. SPI Port—Master Timing

SPI Port—SPIx_RDY Master Timing

SPIx_RDY is used to provide flow control. CPOL and CPHA are configuration bits in the SPIx_CTL register, while LEADX, LAGX, and STOP are configuration bits in the SPIx_DLY register.

Table 70. SPI Port—SPIx_RDY Master Timing¹

Parameter	Conditions	Min	Max	Unit
Timing Requirement				
tSRDYSCKM Setup Time for SPIx_RDY Deassertion Before Last Valid Data SPIx_CLK Edge		(2 + 2 × BAUD ²) × tSCLK1 + 10		ns
Switching Characteristic				
tDRDYSCKM ³ Assertion of SPIx_RDY to First SPIx_CLK Edge of Next Transfer	BAUD = 0, CPHA = 0	4.5 × tSCLK1	5.5 × tSCLK1 + 10	ns
	BAUD = 0, CPHA = 1	4 × tSCLK1	5 × tSCLK1 + 10	ns
	BAUD > 0, CPHA = 0	(1 + 1.5 × BAUD ²) × tSCLK1	(2 + 2.5 × BAUD ²) × tSCLK1 + 10	ns
	BAUD > 0, CPHA = 1	(1 + 1 × BAUD ²) × tSCLK1	(2 + 2 × BAUD ²) × tSCLK1 + 10	ns

¹ All specifications apply to all three SPIs.

² BAUD value is set using the SPIx_CLK.BAUD bits. BAUD value = SPIx_CLK.BAUD bits + 1.

³ Specification assumes the LEADX, LAGX, and STOP bits in the SPI_DLY register are zero.




Figure 41. SPIx_RDY Setup Before SPIx_CLK




Figure 45. Timer Cycle Timing

DAI0 Pin to DAI0 Pin Direct Routing

Table 75 and Figure 46 describe I/O timing related to the DAI for direct pin connections only (for example, DAI0_PB01_I to DAI0_PB02_O).

Table 75. DAI Pin to DAI Pin Routing

Parameter	Min	Max	Unit
<i>Switching Characteristic</i>			
t_{DPIO} Delay DAI Pin Input Valid to DAI Output Valid	1.5	12	ns




Figure 46. DAI Pin to DAI Pin Direct Routing

Up/Down Counter/Rotary Encoder Timing

Table 76 and Figure 47 describe timing, related to the general-purpose counter (CNT).

Table 76. Up/Down Counter/Rotary Encoder Timing

Parameter	Min	Max	Unit
<i>Timing Requirement</i>			
t_{WCOUNT} Up/Down Counter/Rotary Encoder Input Pulse Width	$2 \times t_{SCLK0}$		ns




Figure 47. Up/Down Counter/Rotary Encoder Timing

ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

Table 81. 10/100 EMAC Timing—RMII Receive Signal

Parameter ¹		Min	Max	Unit
<i>Timing Requirements</i>				
$t_{REFCLKF}$	ETH0_RXCLK_REFCLK Frequency ($f_{SCLK0} = SCLK0$ Frequency)	None	$50 \pm 1\%$	MHz
$t_{REFCLKW}$	ETH0_RXCLK_REFCLK Width ($t_{REFCLKF} = \text{ETH0_RXCLK_REFCLK Period}$)	$t_{REFCLK} \times 35\%$	$t_{REFCLK} \times 65\%$	ns
$t_{REFCLKIS}$	Rx Input Valid to RMII ETH0_RXCLK_REFCLK Rising Edge (Data In Setup)	1.75		ns
$t_{REFCLKIH}$	RMII ETH0_RXCLK_REFCLK Rising Edge to Rx Input Invalid (Data In Hold)	1.6		ns

¹ RMII inputs synchronous to RMII ETH0_RXCLK_REFCLK are ETH0_RXD1–0, RMII ETH0_RXCTL_RXDV, and ETH0_RXERR.




Figure 51. 10/100 EMAC Controller Timing—RMII Receive Signal

Table 82. 10/100 EMAC Timing—RMII Transmit Signal

Parameter ¹		Min	Max	Unit
<i>Switching Characteristics</i>				
$t_{REFCLKOV}$	RMII ETH0_RXCLK_REFCLK Rising Edge to Transmit Output Valid (Data Out Valid)		11.9	ns
$t_{REFCLKOH}$	RMII ETH0_RXCLK_REFCLK Rising Edge to Transmit Output Invalid (Data Out Hold)	2		ns

¹ RMII outputs synchronous to RMII ETH0_RXCLK_REFCLK are ETH0_TXD1–0.




Figure 52. 10/100 EMAC Controller Timing—RMII Transmit Signal

ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573




Figure 73. Driver Type B and Driver Type C (DDR3 Drive Strength 40 Ω)




Figure 76. Driver Type B and Driver Type C (DDR2 Drive Strength 60 Ω)




Figure 74. Driver Type B and Driver Type C (DDR3 Drive Strength 60 Ω)




Figure 77. Driver Type B and Driver Type C (DDR2 Drive Strength 40 Ω)




Figure 75. Driver Type B and Driver Type C (DDR2 Drive Strength 40 Ω)





Figure 78. Driver Type B and Driver Type C (DDR2 Drive Strength 60 Ω)

ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

OUTLINE DIMENSIONS

Dimensions in [Figure 92](#) (for the 400-ball BGA) and [Figure 93](#) (for the 176-lead LQFP) are shown in millimeters.



COMPLIANT TO JEDEC STANDARDS MO-275-MMAB-1

Figure 92. 400-Ball Chip Scale Package Ball Grid Array [CSP_BGA]
(BC-400-2)

Dimensions shown in millimeters

I²C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).