




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - DSP \(Digital Signal Processors\)](#)

[Embedded - DSP \(Digital Signal Processors\)](#) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

### Applications of [Embedded - DSP \(Digital Signal Processors\)](#)

#### Details

|                         |                                                                                                                                                         |
|-------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status          | Active                                                                                                                                                  |
| Type                    | Fixed/Floating Point                                                                                                                                    |
| Interface               | CAN, EBI/EMI, Ethernet, DAI, I <sup>2</sup> C, MMC/SD/SDIO, SPI, SPORT, UART/USART, USB OTG                                                             |
| Clock Rate              | 300MHz, 300MHz                                                                                                                                          |
| Non-Volatile Memory     | External                                                                                                                                                |
| On-Chip RAM             | 1.768MB                                                                                                                                                 |
| Voltage - I/O           | 3.30V                                                                                                                                                   |
| Voltage - Core          | 1.10V                                                                                                                                                   |
| Operating Temperature   | -40°C ~ 85°C (TA)                                                                                                                                       |
| Mounting Type           | Surface Mount                                                                                                                                           |
| Package / Case          | 176-LQFP Exposed Pad                                                                                                                                    |
| Supplier Device Package | 176-LQFP-EP (24x24)                                                                                                                                     |
| Purchase URL            | <a href="https://www.e-xfl.com/product-detail/analog-devices/adsp-sc571bswz-3">https://www.e-xfl.com/product-detail/analog-devices/adsp-sc571bswz-3</a> |

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

## Generic Interrupt Controller (GIC), PL390 (ADSP-SC57x Only)

The generic interrupt controller (GIC) is a centralized resource for supporting and managing interrupts. The GIC splits into the distributor block (GICPORT0) and the central processing unit (CPU) interface block (GICPORT1).

### Generic Interrupt Controller Port0 (GICPORT0)

The GICPORT0 distributor block performs interrupt prioritization and distribution to the GICPORT1 CPU interface blocks that connect to the processors in the system. It centralizes all interrupt sources, determines the priority of each interrupt, and forwards the interrupt with the highest priority to the interface, for priority masking and preemption handling.

### Generic Interrupt Controller Port1 (GICPORT1)

The GICPORT1 CPU interface block performs priority masking and preemption handling for a connected processor in the system. GICPORT1 supports 8 software generated interrupts (SGIs) and 212 shared peripheral interrupts (SPIs).

## L2 Cache Controller, PL310 (ADSP-SC57x Only)

The Level 2 (L2) cache controller, PL310 (see [Figure 2](#)), works efficiently with the ARM Cortex-A5 processors that implement system fabric. The cache controller directly interfaces on the data and instruction interface. The internal pipelining of the cache controller is optimized to enable the processors to operate at the same clock frequency. The cache controller supports the following:

- Two read/write 64-bit slave ports, one connected to the ARM Cortex-A5 instruction and data interfaces, and one connecting the ARM Cortex-A5 and SHARC+ cores for data coherency.
- Two read/write 64-bit master ports for interfacing with the system fabric.

## SHARC PROCESSOR

[Figure 3](#) shows the SHARC processor integrates a SHARC+ SIMD core, L1 memory crossbar, I/D cache controller, L1 memory blocks, and the master/slave ports. [Figure 4](#) shows the SHARC+ SIMD core block diagram.

The SHARC processor supports a modified Harvard architecture in combination with a hierarchical memory structure. L1 memories typically operate at the full processor speed with little or no latency.




Figure 3. SHARC Processor Block Diagram

## **Single-Instruction, Multiple Data (SIMD) Computational Engine**

The SHARC+ core contains two computational processing elements that operate as a single-instruction, multiple data (SIMD) engine.

The processing elements are referred to as PEx and PEy data registers and each contain an arithmetic logic unit (ALU), multiplier, shifter, and register file. PEx is always active and PEy is enabled by setting the PEYEN mode bit in the mode control register (MODE1).

SIMD mode allows the processors to execute the same instruction in both processing elements, but each processing element operates on different data. This architecture efficiently executes math intensive DSP algorithms. In addition to all the features of previous generation SHARC cores, the SHARC+ core also provides a new and simpler way to execute an instruction only on the PEy data register.

SIMD mode also affects the way data transfers between memory and the processing elements because to sustain computational operation in the processing elements requires twice the data bandwidth. Therefore, entering SIMD mode doubles the bandwidth between memory and the processing elements. When using the DAGs to transfer data in SIMD mode, two data values transfer with each memory or register file access.

## **Independent Parallel Computation Units**

Within each processing element is a set of pipelined computational units. The computational units consist of a multiplier, arithmetic/logic unit (ALU), and shifter. These units are arranged in parallel, maximizing computational throughput. These computational units support IEEE 32-bit single-precision floating-point, 40-bit extended-precision floating-point, IEEE 64-bit double-precision floating-point, and 32-bit fixed-point data formats.

A multifunction instruction set supports parallel execution of the ALU and multiplier operations. In SIMD mode, the parallel ALU and multiplier operations occur in both processing elements per core.

All processing operations take one cycle to complete. For all floating-point operations, the processor takes two cycles to complete in case of data dependency. Double-precision floating-point data take two to six cycles to complete. The processor stalls for the appropriate number of cycles for an interlocked pipeline plus data dependency check.

## **Core Timer**

Each SHARC+ processor core also has a timer. This extra timer is clocked by the internal processor clock and is typically used as a system tick clock for generating periodic operating system interrupts.

## **Data Register File**

Each processing element contains a general-purpose data register file. The register files transfer data between the computation units and the data buses, and store intermediate results. These 10-port, 32-register register files (16 primary, 16 secondary), combined with the enhanced Harvard architecture of the processor, allow unconstrained data flow between computation units and internal memory. The registers in the PEx data register file are referred to as R0–R15 and in the PEy data register file as S0–S15.

## **Context Switch**

Many of the registers of the processor have secondary registers that can activate during interrupt servicing for a fast context switch. The data, DAG, and multiplier result registers have secondary registers. The primary registers are active at reset, while control bits in MODE1 activate the secondary registers.

## **Universal Registers**

General-purpose tasks use the universal registers. The four USTAT registers allow easy bit manipulations (set, clear, toggle, test, XOR) for all control and status peripheral registers.

The data bus exchange register (PX) permits data to pass between the 64-bit PM data bus and the 64-bit DM data bus or between the 40-bit register file and the PM or DM data bus. These registers contain hardware to handle the data width difference.

## **Data Address Generators (DAG) With Zero-Overhead Hardware Circular Buffer Support**

For indirect addressing and implementing circular data buffers in hardware, the ADSP-SC57x/ADSP-2157x processor uses the two data address generators (DAGs). Circular buffers allow efficient programming of delay lines and other data structures required in digital signal processing, and are commonly used in digital filters and fast Fourier transforms (FFT). The two DAGs of the processors contain sufficient registers to allow the creation of up to 32 circular buffers (16 primary register sets and 16 secondary sets). The DAGs automatically handle address pointer wraparound, reduce overhead, increase performance, and simplify implementation. Circular buffers can start and end at any memory location.

## **Flexible Instruction Set Architecture (ISA)**

The flexible instruction set architecture (ISA), a 48-bit instruction word, accommodates various parallel operations for concise programming. For example, the processors can conditionally execute a multiply, an add, and a subtract in both processing elements while branching and fetching up to four 32-bit values from memory—all in a single instruction. Additionally, the double-precision floating-point instruction set is an addition to the SHARC+ core.

acting as either a master device or a slave device. In a multimas-  
ter environment, the SPI peripheral uses open-drain outputs to  
avoid data bus contention. The flow control features enable slow  
slave devices to interface with fast master devices by providing  
an SPI ready pin (SPI\_RDY) which flexibly controls the  
transfers.

The baud rate and clock phase and polarities of the SPI port are  
programmable. The port has integrated DMA channels for both  
transmit and receive data streams.

## **Link Port (LP)**

Two 8-bit wide link ports (LPs) for the BGA package (one link  
port for the LQFP package) can connect to the link ports of  
other DSPs or peripherals. Link ports are bidirectional and have  
eight data lines, an acknowledge line, and a clock line.

## **ADC Control Module (ACM) Interface**

The ADC control module (ACM) provides an interface that  
synchronizes the controls between the processors and an ADC.  
The analog-to-digital conversions are initiated by the proces-  
sors, based on external or internal events.

The ACM allows for flexible scheduling of sampling instants  
and provides precise sampling signals to the ADC.

The ACM synchronizes the ADC conversion process, generat-  
ing the ADC controls, the ADC conversion start signal, and  
other signals. The actual data acquisition from the ADC is done  
by an internal DAI routing of the ACM with the SPORT0 block.

The processors interface directly to many ADCs without any  
glue logic required.

## **Ethernet Media Access Controller (EMAC)**

The processor features an ethernet media access controller  
(EMAC): 10/100/1000 AVB Ethernet with precision time proto-  
col (IEEE 1588).

The processors can directly connect to a network through  
embedded fast EMAC that supports 10Base-T (10 Mb/sec),  
100Base-T (100 Mb/sec) and 1000Base-T (1 Gb/sec) operations.

Some standard features of the EMAC are as follows:

- Support and MII/RMII/RGMII protocols for external PHYs.
- RGMII support for the BGA package only
- Full-duplex and half-duplex modes
- Media access management (in half-duplex operation)
- Flow control
- Station management, including the generation of MDC/MDIO frames for read/write access to PHY registers

Some advanced features of the EMAC include the following:

- Automatic checksum computation of IP header and IP payload fields of receive frames
- Independent 32-bit descriptor driven receive and transmit DMA channels

- Frame status delivery to memory through DMA, including frame completion semaphores for efficient buffer queue management in software
- Transmit DMA support for separate descriptors for MAC header and payload fields to eliminate buffer copy operations
- Convenient frame alignment modes
- 47 MAC management statistics counters with selectable clear on read behavior and programmable interrupts on half maximum value
- Advanced power management
- Magic packet detection and wakeup frame filtering
- Support for 802.3Q tagged VLAN frames
- Programmable MDC clock rate and preamble suppression

## **Audio Video Bridging (AVB) Support**

The 10/100/1000 EMAC supports the following audio video  
bridging (AVB) features:

- Separate channels or queues for AV data transfer in 100 Mbps and 1000 Mbps modes)
- IEEE 802.1-Qav specified credit-based shaper (CBS) algo-  
rithm for the additional transmit channels
- Configuring up to two additional channels (Channel 1 and  
Channel 2) on the transmit and receive paths for AV traffic.  
Channel 0 is available by default and carries the legacy best  
effort Ethernet traffic on the transmit side.
- Separate DMA, transmit and receive FIFO for AVB latency  
class
- Programmable control to route received VLAN tagged non  
AV packets to channels or queues

## **Precision Time Protocol (PTP) IEEE 1588 Support**

The IEEE 1588 standard is a precision clock synchronization  
protocol for networked measurement and control systems. The  
processors include hardware support for IEEE 1588 with an  
integrated precision time protocol synchronization engine  
(PTP\_TSYNC).

This engine provides hardware assisted time stamping to  
improve the accuracy of clock synchronization between PTP  
nodes. The main features of the engine include the following:

- Support for both IEEE 1588-2002 and IEEE 1588-2008 pro-  
tocol standards
- Hardware assisted time stamping capable of up to 12.5 ns  
resolution
- Lock adjustment
- Automatic detection of IPv4 and IPv6 packets, as well as  
PTP messages
- Multiple input clock sources (SCLK0, RGMII, RMII, MII  
clock, and external clock)
- Programmable pulse per second (PPS) output
- Auxiliary snapshot to time stamp external events

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

Table 12. ADSP-SC57x/ADSP-2157x 400-Ball CSP\_BGA Signal Descriptions (Continued)

| Signal Name | Description              | Port      | Pin Name  |
|-------------|--------------------------|-----------|-----------|
| TRACE0_D03  | TRACE0 Trace Data 3      | F         | PF_03     |
| TRACE0_D04  | TRACE0 Trace Data 4      | D         | PD_10     |
| TRACE0_D05  | TRACE0 Trace Data 5      | D         | PD_11     |
| TRACE0_D06  | TRACE0 Trace Data 6      | D         | PD_12     |
| TRACE0_D07  | TRACE0 Trace Data 7      | D         | PD_13     |
| TWI0_SCL    | TWI0 Serial Clock        | Not Muxed | TWI0_SCL  |
| TWI0_SDA    | TWI0 Serial Data         | Not Muxed | TWI0_SDA  |
| TWI1_SCL    | TWI1 Serial Clock        | Not Muxed | TWI1_SCL  |
| TWI1_SDA    | TWI1 Serial Data         | Not Muxed | TWI1_SDA  |
| TWI2_SCL    | TWI2 Serial Clock        | Not Muxed | TWI2_SCL  |
| TWI2_SDA    | TWI2 Serial Data         | Not Muxed | TWI2_SDA  |
| UART0_CTS   | UART0 Clear to Send      | D         | PD_06     |
| UART0_RTS   | UART0 Request to Send    | D         | PD_05     |
| UART0_RX    | UART0 Receive            | F         | PF_09     |
| UART0_TX    | UART0 Transmit           | F         | PF_08     |
| UART1_CTS   | UART1 Clear to Send      | E         | PE_14     |
| UART1_RTS   | UART1 Request to Send    | E         | PE_00     |
| UART1_RX    | UART1 Receive            | F         | PF_11     |
| UART1_TX    | UART1 Transmit           | F         | PF_10     |
| UART2_CTS   | UART2 Clear to Send      | A         | PA_11     |
| UART2_RTS   | UART2 Request to Send    | A         | PA_10     |
| UART2_RX    | UART2 Receive            | C         | PC_13     |
| UART2_TX    | UART2 Transmit           | C         | PC_12     |
| USB0_CLKIN  | USB0 Clock/Crystal Input | Not Muxed | USB_CLKIN |
| USB0_DM     | USB0 Data –              | Not Muxed | USB0_DM   |
| USB0_DP     | USB0 Data +              | Not Muxed | USB0_DP   |
| USB0_ID     | USB0 OTG ID              | Not Muxed | USB0_ID   |
| USB0_VBC    | USB0 VBUS Control        | Not Muxed | USB0_VBC  |
| USB0_VBUS   | USB0 Bus Voltage         | Not Muxed | USB0_VBUS |
| USB0_XTAL   | USB0 Crystal             | Not Muxed | USB_XTAL  |
| VDD_EXT     | External Voltage Domain  | Not Muxed | VDD_EXT   |
| VDD_INT     | Internal Voltage Domain  | Not Muxed | VDD_INT   |
| VDD_DMC     | DMC VDD                  | Not Muxed | VDD_DMC   |
| VDD_HADC    | HADC/TMU VDD             | Not Muxed | VDD_HADC  |
| VDD_USB     | USB VDD                  | Not Muxed | VDD_USB   |

<sup>1</sup> Signal is routed to the DAI0\_PINnn pin through the DAI0\_PBnn pin buffers using the SRU.

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

Table 23. Signal Multiplexing for Port C

| Signal Name | Multiplexed Function 0         | Multiplexed Function 1 | Multiplexed Function 2        | Multiplexed Function 3 | Multiplexed Function Input Tap |
|-------------|--------------------------------|------------------------|-------------------------------|------------------------|--------------------------------|
| PC_00       | $\overline{\text{SPI2\_SEL3}}$ | SPI2_RDY               |                               |                        |                                |
| PC_01       | SPI0_CLK                       | PPIO_D08               |                               |                        | TM0_ACLK2                      |
| PC_02       | SPI0_MISO                      | PPIO_D09               |                               |                        |                                |
| PC_03       | SPI0_MOSI                      | PPIO_D10               |                               |                        | TM0_CLK                        |
| PC_04       | $\overline{\text{SPI0\_SEL1}}$ | PPIO_D11               |                               |                        | $\overline{\text{SPI0\_SS}}$   |
| PC_05       | $\overline{\text{SPI0\_SEL2}}$ | PPIO_D06               | SPI0_RDY                      |                        |                                |
| PC_06       | $\overline{\text{SPI0\_SEL3}}$ | ETH0_COL               | PPIO_FS3                      |                        |                                |
| PC_07       | SPI1_CLK                       |                        |                               |                        |                                |
| PC_08       | SPI1_MISO                      |                        |                               |                        |                                |
| PC_09       | SPI1_MOSI                      | C1_FLG2                |                               |                        |                                |
| PC_10       | $\overline{\text{SPI1\_SEL1}}$ | C2_FLG2                |                               |                        | $\overline{\text{SPI1\_SS}}$   |
| PC_11       | $\overline{\text{SPI1\_SEL2}}$ | PPIO_CLK               | SPI1_RDY                      |                        | TM0_ACLK4                      |
| PC_12       | CAN0_RX                        |                        | $\overline{\text{UART2\_TX}}$ |                        | TM0_AC12                       |
| PC_13       | CAN0_TX                        |                        | $\overline{\text{UART2\_RX}}$ |                        | TM0_AC14                       |
| PC_14       | CAN1_RX                        | PPIO_FS1               | ACM0_A1                       | C2_FLG1                | TM0_AC13                       |
| PC_15       | CAN1_TX                        | PPIO_FS2               | ACM0_A2                       | TM0_TMR5               |                                |

Table 24. Signal Multiplexing for Port D

| Signal Name | Multiplexed Function 0         | Multiplexed Function 1         | Multiplexed Function 2         | Multiplexed Function 3 | Multiplexed Function Input Tap |
|-------------|--------------------------------|--------------------------------|--------------------------------|------------------------|--------------------------------|
| PD_00       | C1_FLG0                        | $\overline{\text{UART1\_RTS}}$ | CNT0_UD                        |                        |                                |
| PD_01       | C1_FLG1                        | $\overline{\text{UART1\_CTS}}$ | TM0_TMR6                       |                        |                                |
| PD_02       | TM0_TMR0                       |                                |                                |                        |                                |
| PD_03       | TM0_TMR1                       | $\overline{\text{SPI0\_SEL5}}$ |                                |                        |                                |
| PD_04       | TM0_TMR2                       |                                | $\overline{\text{SPI0\_SEL6}}$ |                        |                                |
| PD_05       | $\overline{\text{SPI0\_SEL7}}$ | C2_FLG3                        | $\overline{\text{UART0\_RTS}}$ |                        |                                |
| PD_06       | $\overline{\text{SPI1\_SEL7}}$ | C1_FLG3                        | $\overline{\text{UART0\_CTS}}$ |                        |                                |
| PD_07       | $\overline{\text{SPI1\_SEL6}}$ | CNT0_ZM                        | TM0_TMR7                       |                        |                                |
| PD_08       | ETH0_PTPPPS1                   | CNT0_DG                        | $\overline{\text{SPI2\_SEL4}}$ |                        |                                |
| PD_09       | LP1_D7                         | PPIO_D07                       | HADC0_EOC_DOUT                 |                        | TM0_ACLK3                      |
| PD_10       | LP1_D0                         | PPIO_D00                       | TRACE0_D04                     |                        |                                |
| PD_11       | LP1_D1                         | PPIO_D01                       | TRACE0_D05                     |                        |                                |
| PD_12       | LP1_D2                         | PPIO_D02                       | TRACE0_D06                     |                        |                                |
| PD_13       | LP1_D3                         | PPIO_D03                       | TRACE0_D07                     |                        |                                |
| PD_14       | LP1_D4                         | PPIO_D04                       | ETH0_PTPAUXIN0                 |                        |                                |
| PD_15       | LP1_D5                         | PPIO_D05                       | ETH0_PTPAUXIN1                 |                        |                                |

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

Table 25. ADSP-SC57x/ADSP-2157x Designer Quick Reference (Continued)

| Signal Name | Type  | Driver Type | Internal Termination             | Reset Drive | Power Domain | Description and Notes                                                  |
|-------------|-------|-------------|----------------------------------|-------------|--------------|------------------------------------------------------------------------|
| PA_05       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTA Position 5<br>Notes: See note <sup>2</sup>                 |
| PA_06       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTA Position 6<br>Notes: See note <sup>2</sup>                 |
| PA_07       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTA Position 7<br>Notes: See note <sup>2</sup>                 |
| PA_08       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTA Position 8<br>Notes: See note <sup>2</sup>                 |
| PA_09       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTA Position 9<br>Notes: See note <sup>2</sup>                 |
| PA_10       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTA Position 10<br>Notes: See note <sup>2</sup>                |
| PA_11       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTA Position 11<br>Notes: See note <sup>2</sup>                |
| PA_12       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTA Position 12<br>Notes: See note <sup>2</sup>                |
| PA_13       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTA Position 13<br>Notes: See note <sup>2</sup>                |
| PA_14       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTA Position 14<br>Notes: See note <sup>2</sup>                |
| PA_15       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTA Position 15<br>Notes: See note <sup>2</sup>                |
| PB_00       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTB Position 0<br>Notes: See note <sup>2</sup>                 |
| PB_01       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTB Position 1<br>Notes: See note <sup>2</sup>                 |
| PB_02       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTB Position 2<br>Notes: See note <sup>2</sup>                 |
| PB_03       | InOut | H           | none                             | none        | VDD_EXT      | Desc: PORTB Position 3<br>Notes: Connect to VDD_EXT or GND if not used |
| PB_04       | InOut | H           | none                             | none        | VDD_EXT      | Desc: PORTB Position 4<br>Notes: Connect to VDD_EXT or GND if not used |
| PB_05       | InOut | H           | none                             | none        | VDD_EXT      | Desc: PORTB Position 5<br>Notes: Connect to VDD_EXT or GND if not used |
| PB_06       | InOut | H           | none                             | none        | VDD_EXT      | Desc: PORTB Position 6<br>Notes: Connect to VDD_EXT or GND if not used |
| PB_07       | InOut | H           | none                             | none        | VDD_EXT      | Desc: PORTB Position 7<br>Notes: Connect to VDD_EXT or GND if not used |
| PB_08       | InOut | H           | none                             | none        | VDD_EXT      | Desc: PORTB Position 8<br>Notes: Connect to VDD_EXT or GND if not used |
| PB_09       | InOut | H           | none                             | none        | VDD_EXT      | Desc: PORTB Position 9<br>Notes: Connect to VDD_EXT or GND if not used |

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

**Table 25. ADSP-SC57x/ADSP-2157x Designer Quick Reference (Continued)**

| Signal Name | Type  | Driver Type | Internal Termination             | Reset Drive | Power Domain | Description and Notes                                                   |
|-------------|-------|-------------|----------------------------------|-------------|--------------|-------------------------------------------------------------------------|
| PB_10       | InOut | H           | none                             | none        | VDD_EXT      | Desc: PORTB Position 10<br>Notes: Connect to VDD_EXT or GND if not used |
| PB_11       | InOut | H           | none                             | none        | VDD_EXT      | Desc: PORTB Position 11<br>Notes: Connect to VDD_EXT or GND if not used |
| PB_12       | InOut | H           | none                             | none        | VDD_EXT      | Desc: PORTB Position 12<br>Notes: Connect to VDD_EXT or GND if not used |
| PB_13       | InOut | H           | none                             | none        | VDD_EXT      | Desc: PORTB Position 13<br>Notes: Connect to VDD_EXT or GND if not used |
| PB_14       | InOut | H           | none                             | none        | VDD_EXT      | Desc: PORTB Position 14<br>Notes: Connect to VDD_EXT or GND if not used |
| PB_15       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTB Position 15<br>Notes: See note <sup>2</sup>                 |
| PC_00       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTC Position 0<br>Notes: See note <sup>2</sup>                  |
| PC_01       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTC Position 1<br>Notes: See note <sup>2</sup>                  |
| PC_02       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTC Position 2<br>Notes: See note <sup>2</sup>                  |
| PC_03       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTC Position 3<br>Notes: See note <sup>2</sup>                  |
| PC_04       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTC Position 4<br>Notes: See note <sup>2</sup>                  |
| PC_05       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTC Position 5<br>Notes: See note <sup>2</sup>                  |
| PC_06       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTC Position 6<br>Notes: See note <sup>2</sup>                  |
| PC_07       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTC Position 7<br>Notes: See note <sup>2</sup>                  |
| PC_08       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTC Position 8<br>Notes: See note <sup>2</sup>                  |
| PC_09       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTC Position 9<br>Notes: See note <sup>2</sup>                  |
| PC_10       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTC Position 10<br>Notes: See note <sup>2</sup>                 |
| PC_11       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTC Position 11<br>Notes: See note <sup>2</sup>                 |
| PC_12       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTC Position 12<br>Notes: See note <sup>2</sup>                 |
| PC_13       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTC Position 13<br>Notes: See note <sup>2</sup>                 |
| PC_14       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTC Position 14<br>Notes: See note <sup>2</sup>                 |
| PC_15       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTC Position 15<br>Notes: See note <sup>2</sup>                 |

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

| Parameter                                                               | Conditions                                               | Min | Nominal | Max               | Unit |
|-------------------------------------------------------------------------|----------------------------------------------------------|-----|---------|-------------------|------|
| AUTOMOTIVE USE ONLY                                                     |                                                          |     |         |                   |      |
| T <sub>J</sub> Junction Temperature 400-Ball CSP_BGA (Automotive Grade) | T <sub>AMBIENT</sub> = -40°C to +105°C<br>CCLK ≤ 450 MHz | -40 |         | +130 <sup>9</sup> | °C   |
| T <sub>J</sub> Junction Temperature 176-Lead LQFP-EP (Automotive Grade) | T <sub>AMBIENT</sub> = -40°C to +105°C<br>CCLK ≤ 450 MHz | -40 |         | +125 <sup>9</sup> | °C   |
| T <sub>J</sub> Junction Temperature 400-Ball CSP_BGA (Automotive Grade) | T <sub>AMBIENT</sub> = -40°C to +105°C<br>CCLK ≤ 500 MHz | -40 |         | +133 <sup>9</sup> | °C   |
| T <sub>J</sub> Junction Temperature 176-Lead LQFP-EP (Automotive Grade) | T <sub>AMBIENT</sub> = -40°C to +105°C<br>CCLK ≤ 500 MHz | -40 |         | +130 <sup>9</sup> | °C   |

<sup>1</sup> Applies to DDR2/DDR3/LPDDR signals.

<sup>2</sup> If not used, V<sub>DD\_USB</sub> must be connected to 3.3 V.

<sup>3</sup> V<sub>HADC\_VREF</sub> must always be less than V<sub>DD\_HADC</sub>.

<sup>4</sup> Parameter value applies to all input and bidirectional pins except the TWI, DMC, USB, and MLB pins.

<sup>5</sup> Parameter applies to TWI signals.

<sup>6</sup> TWI signals are pulled up to V<sub>BUSTWI</sub>. See Table 26.

<sup>7</sup> This parameter applies to all DMC0 signals in DDR2/DDR3 mode. V<sub>REF</sub> is the voltage applied to the V<sub>REF\_DMC</sub> pin, nominally V<sub>DD\_DMC</sub>/2.

<sup>8</sup> This parameter applies to DMC0 signals in LPDDR mode.

<sup>9</sup> Automotive application use profile only. Not supported for nonautomotive use. Contact Analog Devices for more information.

**Table 26. TWI\_VSEL Selections and V<sub>DD\_EXT</sub>/V<sub>BUSTWI</sub>**

| TWI_VSEL Selections | V <sub>DD_EXT</sub> Nominal | V <sub>BUSTWI</sub> |         |      | Unit |
|---------------------|-----------------------------|---------------------|---------|------|------|
|                     |                             | Min                 | Nominal | Max  |      |
| TWI000 <sup>1</sup> | 3.30                        | 3.13                | 3.30    | 3.47 | V    |
| TWI100              | 3.30                        | 4.75                | 5.00    | 5.25 | V    |

<sup>1</sup> Designs must comply with the V<sub>DD\_EXT</sub> and V<sub>BUSTWI</sub> voltages specified for the default TWI\_DT setting for correct JTAG boundary scan operation during reset.

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

**Table 32. Dynamic Current for Each SHARC+® Core (mA, with ASF = 1.00)<sup>1</sup>**

| f <sub>CCLK</sub> (MHz) | Voltage (V <sub>DD_INT</sub> ) |      |      |      |
|-------------------------|--------------------------------|------|------|------|
|                         | 1.05                           | 1.10 | 1.15 | 1.20 |
| 500                     | N/A                            | 347  | 362  | 378  |
| 450                     | 298                            | 312  | 326  | 340  |
| 400                     | 265                            | 277  | 290  | 302  |
| 350                     | 232                            | 243  | 254  | 265  |
| 300                     | 198                            | 208  | 217  | 227  |
| 250                     | 165                            | 173  | 181  | 189  |
| 200                     | 132                            | 139  | 145  | 151  |
| 150                     | 99                             | 104  | 109  | 113  |
| 100                     | 66                             | 69   | 72   | 76   |

<sup>1</sup> N/A means not applicable.

**Table 33. Dynamic Current for the ARM® Cortex®-A5 Core (mA, with ASF = 1.00)<sup>1</sup>**

| f <sub>CCLK</sub> (MHz) | Voltage (V <sub>DD_INT</sub> ) |      |      |      |
|-------------------------|--------------------------------|------|------|------|
|                         | 1.05                           | 1.10 | 1.15 | 1.20 |
| 500                     | N/A                            | 88   | 92   | 96   |
| 450                     | 76                             | 79   | 83   | 86   |
| 400                     | 67                             | 70   | 74   | 77   |
| 350                     | 59                             | 62   | 64   | 67   |
| 300                     | 50                             | 53   | 55   | 58   |
| 250                     | 42                             | 44   | 46   | 48   |
| 200                     | 34                             | 35   | 37   | 39   |
| 150                     | 25                             | 26   | 28   | 29   |
| 100                     | 17                             | 18   | 18   | 19   |

<sup>1</sup> N/A means not applicable.

## Clock Current

The dynamic clock currents provide the total power dissipated by all transistors switching in the clock paths. The power dissipated by each clock domain is dependent on voltage (V<sub>DD\_INT</sub>), operating frequency, and a unique scaling factor.

$$I_{DD\_INT\_SYSCLK\_DYN} \text{ (mA)} = 0.52 \times f_{SYSCLK} \text{ (MHz)} \times V_{DD\_INT} \text{ (V)}$$

$$I_{DD\_INT\_SCLK0\_DYN} \text{ (mA)} = 0.28 \times f_{SCLK0} \text{ (MHz)} \times V_{DD\_INT} \text{ (V)}$$

$$I_{DD\_INT\_SCLK1\_DYN} \text{ (mA)} = 0.013 \times f_{SCLK1} \text{ (MHz)} \times V_{DD\_INT} \text{ (V)}$$

$$I_{DD\_INT\_DCLK\_DYN} \text{ (mA)} = 0.08 \times f_{DCLK} \text{ (MHz)} \times V_{DD\_INT} \text{ (V)}$$

$$I_{DD\_INT\_OCLK\_DYN} \text{ (mA)} = 0.015 \times f_{OCLK} \text{ (MHz)} \times V_{DD\_INT} \text{ (V)}$$

## Current from High Speed Peripheral Operation

The following modules contribute significantly to power dissipation, and a single term is added when they are used.

$$I_{DD\_INT\_USB\_DYN} = 9.6 \text{ mA (if USB is enabled in HS mode)}$$

$$I_{DD\_INT\_MLB\_DYN} = 10 \text{ mA (if MLB 6-pin interface is enabled)}$$

$$I_{DD\_INT\_EMAC\_DYN} = 10 \text{ mA (if EMAC is enabled)}$$

## Data Transmission Current

The data transmission current represents the power dissipated when moving data throughout the system via DMA. This current is proportional to the data rate. Refer to the power calculator available with “[Estimating Power for ADSP-SC57x/2157x SHARC+ Processors](#)” (EE-397) to estimate I<sub>DD\_INT\_DMA\_DR\_DYN</sub> based on the bandwidth of the data transfer.

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

## DDR3 SDRAM Write Cycle Timing

Table 51 and Figure 18 show mobile DDR3 SDRAM output ac timing, related to the DMC.

Table 51. DDR3 SDRAM Write Cycle Timing,  $V_{DD\_DMC}$  Nominal 1.5 V

| Parameter                 |                                                                             | 450 MHz <sup>1</sup> |       | Unit            |
|---------------------------|-----------------------------------------------------------------------------|----------------------|-------|-----------------|
|                           |                                                                             | Min                  | Max   |                 |
| Switching Characteristics |                                                                             |                      |       |                 |
| t <sub>DQSS</sub>         | DMC0_DQS Latching Rising Transitions to Associated Clock Edges <sup>2</sup> | −0.25                | +0.25 | t <sub>CK</sub> |
| t <sub>DS</sub>           | Last Data Valid to DMC0_DQS Delay (Slew > 1 V/ns)                           | 0.125                |       | ns              |
| t <sub>DH</sub>           | DMC0_DQS to First Data Invalid Delay (Slew > 1 V/ns)                        | 0.150                |       | ns              |
| t <sub>DSS</sub>          | DMC0_DQS Falling Edge to Clock Setup Time                                   | 0.2                  |       | t <sub>CK</sub> |
| t <sub>DSH</sub>          | DMC0_DQS Falling Edge Hold Time From DMC0_CK                                | 0.2                  |       | t <sub>CK</sub> |
| t <sub>DQSH</sub>         | DMC0_DQS Input High Pulse Width                                             | 0.45                 | 0.55  | t <sub>CK</sub> |
| t <sub>DQSL</sub>         | DMC0_DQS Input Low Pulse Width                                              | 0.45                 | 0.55  | t <sub>CK</sub> |
| t <sub>WPRE</sub>         | Write Preamble                                                              | 0.9                  |       | t <sub>CK</sub> |
| t <sub>WPST</sub>         | Write Postamble                                                             | 0.3                  |       | t <sub>CK</sub> |
| t <sub>IPW</sub>          | Address and Control Output Pulse Width                                      | 0.840                |       | ns              |
| t <sub>DIPW</sub>         | DMC0_DQ and DMC0_DM Output Pulse Width                                      | 0.550                |       | ns              |

<sup>1</sup>To ensure proper operation of the DDR3, all the DDR3 requirements must be strictly followed. See “Interfacing DDR3/DDR2/LPDDR Memory to ADSP-SC5xx/215xx Processors” (EE-387).

<sup>2</sup>Write command to first DMC0\_DQS delay =  $WL \times t_{CK} + t_{DQSS}$ .




Figure 18. DDR3 SDRAM Controller Output AC Timing




Figure 28. LPs—Receive

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

Table 57. SPORTs—Internal Clock<sup>1</sup>

| Parameter                        |                                                                                                                       | Min                                    | Max | Unit |
|----------------------------------|-----------------------------------------------------------------------------------------------------------------------|----------------------------------------|-----|------|
| <i>Timing Requirements</i>       |                                                                                                                       |                                        |     |      |
| t <sub>SFSI</sub>                | Frame Sync Setup Before SPTx_CLK<br>(Externally Generated Frame Sync in either Transmit or Receive Mode) <sup>2</sup> | 12                                     |     | ns   |
| t <sub>HFSI</sub>                | Frame Sync Hold After SPTx_CLK<br>(Externally Generated Frame Sync in either Transmit or Receive Mode) <sup>2</sup>   | –0.5                                   |     | ns   |
| t <sub>SDRI</sub>                | Receive Data Setup Before SPTx_CLK <sup>2</sup>                                                                       | 3.4                                    |     | ns   |
| t <sub>HDRI</sub>                | Receive Data Hold After SPTx_CLK <sup>2</sup>                                                                         | 1.5                                    |     | ns   |
| <i>Switching Characteristics</i> |                                                                                                                       |                                        |     |      |
| t <sub>DFSI</sub>                | Frame Sync Delay After SPTx_CLK (Internally Generated Frame Sync in Transmit or Receive Mode) <sup>3</sup>            |                                        | 3.5 | ns   |
| t <sub>HOFSI</sub>               | Frame Sync Hold After SPTx_CLK (Internally Generated Frame Sync in Transmit or Receive Mode) <sup>3</sup>             | –2.5                                   |     | ns   |
| t <sub>DDTI</sub>                | Transmit Data Delay After SPTx_CLK <sup>3</sup>                                                                       |                                        | 3.5 | ns   |
| t <sub>HDTI</sub>                | Transmit Data Hold After SPTx_CLK <sup>3</sup>                                                                        | –2.5                                   |     | ns   |
| t <sub>SPTCLKIW</sub>            | SPTx_CLK Width <sup>4</sup>                                                                                           | $0.5 \times t_{\text{SPTCLKPROG}} - 2$ |     | ns   |
| t <sub>SPTCLK</sub>              | SPTx_CLK Period <sup>4</sup>                                                                                          | $t_{\text{SPTCLKPROG}} - 1.5$          |     | ns   |

<sup>1</sup>Specifications apply to all four SPORTs.

<sup>2</sup>Referenced to the sample edge.

<sup>3</sup>Referenced to drive edge.

<sup>4</sup>See Table 27 for details on the minimum period that can be programmed for t<sub>SPTCLKPROG</sub>.

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

## Asynchronous Sample Rate Converter (ASRC)—Serial Input Port

The ASRC input signals are routed from the DAI0\_PINx pins using the SRU. Therefore, the timing specifications provided in [Table 61](#) are valid at the DAI0\_PINx pins.

**Table 61. ASRC, Serial Input Port**

| Parameter                  |                                                  | Min                  | Max | Unit |
|----------------------------|--------------------------------------------------|----------------------|-----|------|
| <i>Timing Requirements</i> |                                                  |                      |     |      |
| $t_{SRCSFS}^1$             | Frame Sync Setup Before Serial Clock Rising Edge | 4                    |     | ns   |
| $t_{SRCHFS}^1$             | Frame Sync Hold After Serial Clock Rising Edge   | 5.5                  |     | ns   |
| $t_{SRCSD}^1$              | Data Setup Before Serial Clock Rising Edge       | 4                    |     | ns   |
| $t_{SRCHD}^1$              | Data Hold After Serial Clock Rising Edge         | 5.5                  |     | ns   |
| $t_{SRCCLKW}$              | Clock Width                                      | $t_{SCLK0} - 1$      |     | ns   |
| $t_{SRCCLK}$               | Clock Period                                     | $2 \times t_{SCLK0}$ |     | ns   |

<sup>1</sup> The serial clock, data, and frame sync signals can come from any of the DAI pins. The serial clock and frame sync signals can also come via PCG or SPORTs. The input of the PCG can be either CLKIN or any of the DAI pins.




Figure 34. ASRC Serial Input Port Timing

## SPI Port—Master Timing

### SPI0, SPI1, and SPI2

Table 63, Table 64, and Figure 36 describe the SPI port master operations.

When internally generated, the programmed SPI clock ( $f_{SPICLKPROG}$ ) frequency in megahertz is set by the following equation where BAUD is a field in the SPIx\_CLK register that can be set from 0 to 65535.

For SPI0, SPI1,

$$f_{SPICLKPROG} = \frac{f_{SCLK0}}{(BAUD + 1)}$$

For SPI2,

$$f_{SPICLKPROG} = \frac{f_{SCLK1}}{(BAUD + 1)}$$

$$t_{SPICLKPROG} = \frac{1}{f_{SPICLKPROG}}$$

Note that

- In dual-mode data transmit, the SPIx\_MISO signal is also an output.
- In quad-mode data transmit, the SPIx\_MISO, SPIx\_D2, and SPIx\_D3 signals are also outputs.
- In dual-mode data receive, the SPIx\_MOSI signal is also an input.
- In quad-mode data receive, the SPIx\_MOSI, SPIx\_D2, and SPIx\_D3 signals are also inputs.
- Quad-mode is supported by SPI2 only.
- CPHA is a configuration bit in the SPI\_CTL register.

**Table 63. SPI0, SPI1 Port—Master Timing<sup>1</sup>**

| Parameter                        |                                                                             | Min                               | Max | Unit |
|----------------------------------|-----------------------------------------------------------------------------|-----------------------------------|-----|------|
| <i>Timing Requirements</i>       |                                                                             |                                   |     |      |
| $t_{SSPIDM}$                     | Data Input Valid to SPIx_CLK Edge (Data Input Setup)                        | 3                                 |     | ns   |
| $t_{HSPIDM}$                     | SPIx_CLK Sampling Edge to Data Input Invalid                                | 1.2                               |     | ns   |
| <i>Switching Characteristics</i> |                                                                             |                                   |     |      |
| $t_{SDSCIM}$                     | $\overline{SPIx\_SEL}$ low to First SPI_CLK Edge for CPHA = 1 <sup>2</sup>  | $t_{SPICLKPROG} - 5$              |     | ns   |
|                                  | $\overline{SPIx\_SEL}$ low to First SPI_CLK Edge for CPHA = 0 <sup>2</sup>  | $1.5 \times t_{SPICLKPROG} - 5$   |     | ns   |
| $t_{SPICHM}$                     | SPIx_CLK High Period <sup>3</sup>                                           | $0.5 \times t_{SPICLKPROG} - 1.5$ |     | ns   |
| $t_{SPICLM}$                     | SPIx_CLK Low Period <sup>3</sup>                                            | $0.5 \times t_{SPICLKPROG} - 1.8$ |     | ns   |
| $t_{SPICLK}$                     | SPIx_CLK Period <sup>3</sup>                                                | $t_{SPICLKPROG} - 1.5$            |     | ns   |
| $t_{HDSM}$                       | Last SPIx_CLK Edge to $\overline{SPIx\_SEL}$ High for CPHA = 1 <sup>2</sup> | $1.5 \times t_{SPICLKPROG} - 5$   |     | ns   |
|                                  | Last SPIx_CLK Edge to $\overline{SPIx\_SEL}$ High for CPHA = 0 <sup>2</sup> | $t_{SPICLKPROG} - 5$              |     | ns   |
| $t_{SPITDM}$                     | Sequential Transfer Delay <sup>2, 4</sup>                                   | $t_{SPICLKPROG} - 1.5$            |     | ns   |
| $t_{DDSPIDM}$                    | SPIx_CLK Edge to Data Out Valid (Data Out Delay)                            |                                   | 2.7 | ns   |
| $t_{HDSPIDM}$                    | SPIx_CLK Edge to Data Out Invalid (Data Out Hold)                           | -3.75                             |     | ns   |

<sup>1</sup> All specifications apply to SPI0 and SPI1 only.

<sup>2</sup> Specification assumes the LEADX and LAGX bits in the SPI\_DLY register are 1.

<sup>3</sup> See Table 27 for details on the minimum period that can be programmed for  $t_{SPICLKPROG}$ .

<sup>4</sup> Applies to sequential mode with STOP ≥ 1.

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

## 10/100/1000 EMAC Timing

Table 84 and Figure 54 describe the RGMII EMAC timing.

**Table 84. 10/100/1000 EMAC Timing—RGMII Receive and Transmit Signals**

| Parameter                        |                                          | Min                               | Max                               | Unit |
|----------------------------------|------------------------------------------|-----------------------------------|-----------------------------------|------|
| <i>Timing Requirements</i>       |                                          |                                   |                                   |      |
| $t_{\text{SETUPR}}$              | Data to Clock Input Setup at Receiver    | 1                                 |                                   | ns   |
| $t_{\text{HOLDR}}$               | Data to Clock Input Hold at Receiver     | 1                                 |                                   | ns   |
| $t_{\text{GREFCLKF}}$            | RGMII Receive Clock Period               | 8                                 |                                   | ns   |
| $t_{\text{GREFCLKW}}$            | RGMII Receive Clock Pulse Width          | 4                                 |                                   | ns   |
| <i>Switching Characteristics</i> |                                          |                                   |                                   |      |
| $t_{\text{SKEWT}}$               | Data to Clock Output Skew at Transmitter | −0.5                              | +0.5                              | ns   |
| $t_{\text{CYC}}$                 | Clock Cycle Duration                     | 7.2                               | 8.8                               | ns   |
| $t_{\text{DUTY\_G}}$             | Duty Cycle for RGMII Minimum             | $t_{\text{GREFCLKF}} \times 45\%$ | $t_{\text{GREFCLKF}} \times 55\%$ | ns   |




Figure 54. EMAC Timing—RGMII

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

Figure 56 and Table 86 show the default I<sup>2</sup>S justified mode. The frame sync is low for the left channel and high for the right channel. Data is valid on the rising edge of serial clock. The MSB is left justified to the frame sync transition but with a delay.

**Table 86. S/PDIF Transmitter I<sup>2</sup>S Mode**

| Parameter                                                   | Nominal | Unit |
|-------------------------------------------------------------|---------|------|
| <i>Timing Requirement</i>                                   |         |      |
| $t_{I2SD}$ Frame Sync to MSB Delay in I <sup>2</sup> S Mode | 1       | SCLK |




Figure 56. I<sup>2</sup>S Justified Mode

Figure 57 and Table 87 show the left justified mode. The frame sync is high for the left channel and low for the right channel. Data is valid on the rising edge of serial clock. The MSB is left justified to the frame sync transition with no delay.

**Table 87. S/PDIF Transmitter Left Justified Mode**

| Parameter                                                | Nominal | Unit |
|----------------------------------------------------------|---------|------|
| <i>Timing Requirement</i>                                |         |      |
| $t_{LJD}$ Frame Sync to MSB Delay in Left Justified Mode | 0       | SCLK |




Figure 57. Left Justified Mode

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

## S/PDIF Transmitter Input Data Timing

The timing requirements for the S/PDIF transmitter are given in Table 88. Input signals are routed to the DAI0\_PINx pins using the SRU. Therefore, the timing specifications provided below are valid at the DAI0\_PINx pins.

**Table 88. S/PDIF Transmitter Input Data Timing**

| Parameter                                                      | Min | Max | Unit |
|----------------------------------------------------------------|-----|-----|------|
| <i>Timing Requirements</i>                                     |     |     |      |
| $t_{SISFS}^1$ Frame Sync Setup Before Serial Clock Rising Edge | 3   |     | ns   |
| $t_{SIHFS}^1$ Frame Sync Hold After Serial Clock Rising Edge   | 3   |     | ns   |
| $t_{SISD}^1$ Data Setup Before Serial Clock Rising Edge        | 3   |     | ns   |
| $t_{SIHD}^1$ Data Hold After Serial Clock Rising Edge          | 3   |     | ns   |
| $t_{SITXCLKW}$ Transmit Clock Width                            | 9   |     | ns   |
| $t_{SITXCLK}$ Transmit Clock Period                            | 20  |     | ns   |
| $t_{SISCLKW}$ Clock Width                                      | 36  |     | ns   |
| $t_{SISCLK}$ Clock Period                                      | 80  |     | ns   |

<sup>1</sup> The serial clock, data, and frame sync signals can come from any of the DAI pins. The serial clock and frame sync signals can also come via PCG or SPORTs. The input of the PCG can be either CLKIN or any of the DAI pins.




Figure 58. S/PDIF Transmitter Input Timing

## Oversampling Clock (TxCLK) Switching Characteristics

The S/PDIF transmitter requires an oversampling clock input. This high frequency clock (TxCLK) input is divided down to generate the internal biphas clock.

**Table 89. Oversampling Clock (TxCLK) Switching Characteristics**

| Parameter                                               | Max                                                | Unit |
|---------------------------------------------------------|----------------------------------------------------|------|
| <i>Switching Characteristics</i>                        |                                                    |      |
| $f_{TXCLK\_384}$ Frequency for TxCLK = 384 × Frame Sync | Oversampling ratio × frame sync ≤ 1/ $t_{SITXCLK}$ | MHz  |
| $f_{TXCLK\_256}$ Frequency for TxCLK = 256 × Frame Sync | 49.2                                               | MHz  |
| $f_{FS}$ Frame Rate (FS)                                | 192.0                                              | kHz  |

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

## MediaLB (MLB)

All the numbers shown in [Table 91](#) are applicable for all MLB speed modes (1024 FS, 512 FS, and 256 FS) for the 3-pin protocol, unless otherwise specified. Refer to the *Media Local Bus Specification version 4.2* for more details.

**Table 91. 3-Pin MLB Interface Specifications**

| Parameter                                                     | Min | Typ  | Max | Unit |
|---------------------------------------------------------------|-----|------|-----|------|
| $t_{MLBCLK}$ MLB Clock Period                                 |     |      |     |      |
| 1024 FS                                                       |     | 20.3 |     | ns   |
| 512 FS                                                        |     | 40   |     | ns   |
| 256 FS                                                        |     | 81   |     | ns   |
| $t_{MCKL}$ MLBCLK Low Time                                    |     |      |     |      |
| 1024 FS                                                       | 6.1 |      |     | ns   |
| 512 FS                                                        | 14  |      |     | ns   |
| 256 FS                                                        | 30  |      |     | ns   |
| $t_{MCKH}$ MLBCLK High Time                                   |     |      |     |      |
| 1024 FS                                                       | 9.3 |      |     | ns   |
| 512 FS                                                        | 14  |      |     | ns   |
| 256 FS                                                        | 30  |      |     | ns   |
| $t_{MCKR}$ MLBCLK Rise Time ( $V_{IL}$ to $V_{IH}$ )          |     |      |     |      |
| 1024 FS                                                       |     |      | 1   | ns   |
| 512 FS/256 FS                                                 |     |      | 3   | ns   |
| $t_{MCKF}$ MLBCLK Fall Time ( $V_{IH}$ to $V_{IL}$ )          |     |      |     |      |
| 1024 FS                                                       |     |      | 1   | ns   |
| 512 FS/256 FS                                                 |     |      | 3   | ns   |
| $t_{MPWV}$ <sup>1</sup> MLBCLK Pulse Width Variation          |     |      |     |      |
| 1024 FS                                                       |     |      | 0.7 | nspp |
| 512 FS/256                                                    |     |      | 2.0 | nspp |
| $t_{DSMCF}$ DAT/SIG Input Setup Time                          | 1   |      |     | ns   |
| $t_{DHMCF}$ DAT/SIG Input Hold Time                           | 2   |      |     | ns   |
| $t_{MCFDZ}$ DAT/SIG Output Time to Three-State                | 0   |      | 15  | ns   |
| $t_{MCDRV}$ DAT/SIG Output Data Delay From MLBCLK Rising Edge |     |      | 8   | ns   |
| $t_{MDZH}$ <sup>2</sup> Bus Hold Time                         |     |      |     |      |
| 1024 FS                                                       | 2   |      |     | ns   |
| 512 FS/256                                                    | 4   |      |     | ns   |
| $C_{MLB}$ DAT/SIG Pin Load                                    |     |      |     |      |
| 1024 FS                                                       |     |      | 40  | pf   |
| 512 FS/256                                                    |     |      | 60  | pf   |

<sup>1</sup> Pulse width variation is measured at 1.25 V by triggering on one edge of MLBCLK and measuring the spread on the other edge, measured in nanoseconds peak-to-peak.

<sup>2</sup> Board designs must ensure the high impedance bus does not leave the logic state of the final driven bit for this time period. Therefore, coupling must be minimized while meeting the maximum capacitive load listed.




Figure 60. MLB Timing (3-Pin Interface)

The ac timing specifications of the 6-pin MLB interface is detailed in [Table 92](#). Refer to the *Media Local Bus Specification version 4.2* for more details.

**Table 92. 6-Pin MLB Interface Specifications**

| Parameter   | Conditions                                                                                                                          | Min    | Typ | Max   | Unit |
|-------------|-------------------------------------------------------------------------------------------------------------------------------------|--------|-----|-------|------|
| $t_{MT}$    | Differential Transition Time at the Input Pin (See <a href="#">Figure 61</a> )                                                      |        |     | 1     | ns   |
| $f_{MCKE}$  | MLBCP/N External Clock Operating Frequency (See <a href="#">Figure 62</a> ) <sup>1</sup>                                            |        |     |       | MHz  |
|             | 20% to 80% $V_{IN+}/V_{IN-}$                                                                                                        |        |     |       |      |
|             | 80% to 20% $V_{IN+}/V_{IN-}$                                                                                                        | 90.112 |     |       | MHz  |
|             | 2048 × FS at 44.0 kHz                                                                                                               |        |     | 102.4 | MHz  |
| $f_{MCKR}$  | Recovered Clock Operating Frequency (Internal, Not Observable at Pins, Only for Timing References) (See <a href="#">Figure 62</a> ) |        |     |       | MHz  |
|             | 2048 × FS at 44.0 kHz                                                                                                               | 90.112 |     |       | MHz  |
|             | 2048 × FS at 50.0 kHz                                                                                                               |        |     | 102.4 | MHz  |
| $t_{DELAY}$ | Transmitter MLBSP/N (MLBDP/N) Output Valid From Transition of MLBCP/N (Low to High) (See <a href="#">Figure 63</a> )                |        |     |       | ns   |
|             | $f_{MCKR} = 2048 \times FS$                                                                                                         | 0.6    |     | 5     | ns   |
| $t_{PHZ}$   | Disable Turnaround Time From Transition of MLBCP/N (Low to High) (See <a href="#">Figure 64</a> )                                   |        |     |       | ns   |
|             | $f_{MCKR} = 2048 \times FS$                                                                                                         | 0.6    |     | 7     | ns   |
| $t_{PLZ}$   | Enable Turnaround Time From Transition of MLBCP/N (Low to High) (See <a href="#">Figure 64</a> )                                    |        |     |       | ns   |
|             | $f_{MCKR} = 2048 \times FS$                                                                                                         | 0.6    |     | 11.2  | ns   |
| $t_{SU}$    | MLBSP/N (MLBDP/N) Valid to Transition of MLBCP/N (Low to High) (See <a href="#">Figure 63</a> )                                     |        |     |       | ns   |
|             | $f_{MCKR} = 2048 \times FS$                                                                                                         | 1      |     |       | ns   |
| $t_{HD}$    | MLBSP/N (MLBDP/N) Hold From Transition of MLBCP/N (Low to High) (See <a href="#">Figure 63</a> ) <sup>2</sup>                       |        |     |       | ns   |
|             |                                                                                                                                     | 0.6    |     |       | ns   |

<sup>1</sup>  $f_{MCKE}$  (maximum) and  $f_{MCKR}$  (maximum) include maximum cycle to cycle system jitter ( $t_{JITTER}$ ) of 600 ps for a bit error rate of 10E-9.

<sup>2</sup> Receivers must latch MLBSP/N (MLBDP/N) data within  $t_{HD}$  (minimum) of the rising edge of MLBCP/N.

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

| Pin Name | Ball No. |
|----------|----------|
| VDD_INT  | L16      |
| VDD_INT  | M05      |
| VDD_INT  | M16      |
| VDD_INT  | N05      |
| VDD_INT  | N16      |
| VDD_INT  | P05      |
| VDD_INT  | P06      |
| VDD_INT  | P08      |
| VDD_INT  | P09      |
| VDD_INT  | P10      |
| VDD_INT  | P11      |
| VDD_INT  | P12      |
| VDD_INT  | P13      |
| VDD_INT  | P15      |
| VDD_INT  | P16      |
| VDD_INT  | R04      |
| VDD_INT  | R05      |
| VDD_INT  | R07      |
| VDD_INT  | R08      |
| VDD_INT  | R09      |
| VDD_INT  | R10      |
| VDD_INT  | R11      |
| VDD_INT  | R12      |
| VDD_INT  | R13      |
| VDD_INT  | R14      |
| VDD_INT  | R16      |
| VDD_INT  | R17      |
| VDD_USB  | E13      |