




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - DSP \(Digital Signal Processors\)](#)

[Embedded - DSP \(Digital Signal Processors\)](#) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

### Applications of [Embedded - DSP \(Digital Signal Processors\)](#)

#### Details

|                         |                                                                                                                                                         |
|-------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status          | Active                                                                                                                                                  |
| Type                    | Fixed/Floating Point                                                                                                                                    |
| Interface               | CAN, EBI/EMI, Ethernet, DAI, I <sup>2</sup> C, MMC/SD/SDIO, SPI, SPORT, UART/USART, USB OTG                                                             |
| Clock Rate              | 450MHz, 450MHz                                                                                                                                          |
| Non-Volatile Memory     | External                                                                                                                                                |
| On-Chip RAM             | 1.768MB                                                                                                                                                 |
| Voltage - I/O           | 3.30V                                                                                                                                                   |
| Voltage - Core          | 1.10V                                                                                                                                                   |
| Operating Temperature   | -40°C ~ 100°C (TA)                                                                                                                                      |
| Mounting Type           | Surface Mount                                                                                                                                           |
| Package / Case          | 176-LQFP Exposed Pad                                                                                                                                    |
| Supplier Device Package | 176-LQFP-EP (24x24)                                                                                                                                     |
| Purchase URL            | <a href="https://www.e-xfl.com/product-detail/analog-devices/adsp-sc571cswz-4">https://www.e-xfl.com/product-detail/analog-devices/adsp-sc571cswz-4</a> |

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

The system configuration is flexible, but a typical configuration is 512 Kb DM, 128 Kb PM, and 128 Kb of instruction cache, with the remaining L1 memory configured as SRAM. Each addressable memory space outside the L1 memory can be accessed either directly or via cache.

The memory map in Table 4 gives the L1 memory address space and shows multiple L1 memory blocks offering a configurable mix of SRAM and cache.

## L1 Master and Slave Ports

Each SHARC+ core has two master ports and two slave ports to and from the system fabric. One master port fetches instructions. The second master port drives data to the system world. Slave port 1 together with slave port 2 (MDMA) run conflict free access to the individual memory blocks. For the slave port address, refer to the L1 memory address map in Table 4.

## L1 On-Chip Memory Bandwidth

The internal memory architecture allows programs to have four accesses at the same time to any of the four blocks, assuming no block conflicts. The total bandwidth is realized using both the DMD and PMD buses ( $2 \times 64$ -bits CCLK speed and  $2 \times 32$ -bit SYCLK speed).

## Instruction and Data Cache

The ADSP-SC57x/ADSP-2157x processors also include a traditional instruction cache (I-cache) and two data caches (D-cache) (PM/DM caches) with parity support for all caches. These caches support one instruction access and two data accesses over the DM and PM buses, per CCLK cycle. The cache controllers automatically manage the configured L1 memory. The system can configure part of the L1 memory for automatic management by the cache controllers. The sizes of these caches are independently configurable from 0 kB to a maximum of 128 kB each. The memory not managed by the cache controllers is directly addressable by the processors. The controllers ensure the data coherence between the two data caches. The caches provide user-controllable features such as full and partial locking, range bound invalidation, and flushing.

## System Event Controller (SEC) Input

The output of the system event controller (SEC) controller is forwarded to the core event controller (CEC) to respond directly to all unmasked system-based interrupts. The SEC also supports nesting including various SEC interrupt channel arbitration options. The processor automatically stacks the arithmetic status (ASTATx and ASTATy) registers and mode (MODE1) register in parallel with the interrupt servicing for all SEC channels.

## Core Memory-Mapped Registers (CMMR)

The core memory-mapped registers (CMMR) control the L1 instruction and data cache, BTB, L2 cache, parity error, system control, debug, and monitor functions.




Figure 5. ADSP-SC57x/ADSP-2157x Memory Map

## SHARC+ CORE ARCHITECTURE

The ADSP-SC57x/ADSP-2157x processors are code compatible at the assembly level with the ADSP-2148x, ADSP-2147x, ADSP-2146x, ADSP-2137x, ADSP-2136x, ADSP-2126x, ADSP-2116x, and with the first-generation ADSP-2106x SHARC processors.

The ADSP-SC57x/ADSP-2157x processors share architectural features with the ADSP-2126x, ADSP-2136x, ADSP-2137x, ADSP-214xx, and ADSP-2116x SIMD SHARC processors, shown in Figure 4 and detailed in the following sections.

The two capacitors and the series resistor, shown in [Figure 6](#), fine tune phase and amplitude of the sine frequency. The capacitor and resistor values shown in [Figure 6](#) are typical values only. The capacitor values are dependent upon the load capacitance recommendations of the crystal manufacturer and the physical layout of the printed circuit board (PCB). The resistor value depends on the drive level specified by the crystal manufacturer. The user must verify the customized values based on careful investigations on multiple devices over the required temperature range.

A third overtone crystal can be used for frequencies above 25 MHz. The circuit is then modified to ensure crystal operation only at the third overtone by adding a tuned inductor circuit, shown in [Figure 6](#). A design procedure for third overtone operation is discussed in detail in “[Using Third Overtone Crystals with the ADSP-218x DSP](#)” (EE-168). The same recommendations can be used for the USB crystal oscillator.

## Clock Distribution Unit (CDU)

The two CGUs each provide outputs which feed a clock distribution unit (CDU). The clock outputs CLK00–CLK09 are connected to various targets. For more information, refer to the [ADSP-SC57x/ADSP-2157x SHARC+ Processor Hardware Reference](#).

## Power-Up

SYS\_XTALx oscillations (SYS\_CLKINx) start when power is applied to the VDD\_EXT pins. The rising edge of SYS\_HWRST starts on-chip PLL locking (PLL lock counter). The deassertion must apply only if all voltage supplies and SYS\_CLKINx oscillations are valid (refer to the [Power-Up Reset Timing](#) section).

## Clock Out/External Clock

The SYS\_CLKOUT output pin has programmable options to output divided-down versions of the on-chip clocks. By default, the SYS\_CLKOUT pin drives a buffered version of the SYS\_CLKIN0 input. Refer to the [ADSP-SC57x/ADSP-2157x SHARC+ Processor Hardware Reference](#) to change the default mapping of clocks.

## Bootling

The processors have several mechanisms for automatically loading internal and external memory after a reset. The boot mode is defined by the SYS\_BMODE[n] input pins. There are two categories of boot modes. In master boot mode, the processors actively load data from serial memories. In slave boot modes, the processors receive data from external host devices.

The boot modes are shown in [Table 9](#). These modes are implemented by the SYS\_BMODE[n] bits of the reset configuration register and are sampled during power-on resets and software initiated resets.

In the ADSP-SC57x processors, the ARM Cortex-A5 (Core 0) controls the boot process, including loading all internal and external memory. Likewise, in the ADSP-2157x processors, the SHARC+ (Core 1) controls the boot function. The option for secure boot is available on all models.

**Table 9. Boot Modes**

| SYS_BMODE[n] Setting <sup>1, 2</sup> | Boot Mode   |
|--------------------------------------|-------------|
| 000                                  | No boot     |
| 001                                  | SPI2 master |
| 010                                  | SPI2 slave  |
| 011                                  | UART0 slave |
| 100                                  | Reserved    |
| 101                                  | Reserved    |
| 110                                  | Link0 slave |

<sup>1</sup> SYS\_BMODE2 pin is applicable only for the BGA package.

<sup>2</sup> Link0 slave boot is supported only on the BGA package.

## Thermal Monitoring Unit (TMU)

The thermal monitoring unit (TMU) provides on-chip temperature measurement for applications that require substantial power consumption. The TMU is integrated into the processor die and digital infrastructure using an MMR-based system access to measure the die temperature variations in real-time.

TMU features include the following:

- On-chip temperature sensing
- Programmable over temperature and under temperature limits
- Programmable conversion rate
- Programmable clock source selection to run the sensor off an independent local clock
- Averaging feature available

## Power Supplies

The processors have separate power supply connections for

- Internal (VDD\_INT)
- External (VDD\_EXT)
- USB (VDD\_USB)
- HADC/TMU (VDD\_HADC)
- DMC (VDD\_DMC)

All power supplies must meet the specifications provided in [Operating Conditions](#) section. All external supply pins must be connected to the same power supply.

## Power Management

As shown in [Table 10](#), the processors support four different power domains, which maximizes flexibility while maintaining compliance with industry standards and conventions. There are no sequencing requirements for the various power domains, but all domains must be powered according to the appropriate specifications (see the [Specifications](#) section for processor operating conditions). If the feature or the peripheral is not used, refer to [Table 25](#).

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

## ADSP-SC57x/ADSP-2157x DETAILED SIGNAL DESCRIPTIONS

Table 11 provides a detailed description of each pin.

**Table 11. ADSP-SC57x/ADSP-2157x Detailed Signal Descriptions**

| Signal Name | Direction | Description                                                                                                                                                                                                                                                                   |
|-------------|-----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| ACM_A[n]    | Output    | <b>ADC Control Signals.</b> Function varies by mode.                                                                                                                                                                                                                          |
| ACM_T[n]    | Input     | <b>External Trigger n.</b> Input for external trigger events.                                                                                                                                                                                                                 |
| C1_FLG[n]   | Output    | <b>SHARC Core 1 Flag Pin.</b>                                                                                                                                                                                                                                                 |
| C2_FLG[n]   | Output    | <b>SHARC Core 2 Flag Pin.</b>                                                                                                                                                                                                                                                 |
| CAN_RX      | Input     | <b>Receive.</b> Typically an external CAN transceiver RX output.                                                                                                                                                                                                              |
| CAN_TX      | Output    | <b>Transmit.</b> Typically an external CAN transceiver TX input.                                                                                                                                                                                                              |
| CNT_DG      | Input     | <b>Count Down and Gate.</b> Depending on the mode of operation, this input acts either as a count down signal or a gate signal.<br>Count down—this input causes the GP counter to decrement.<br>Gate—stops the GP counter from incrementing or decrementing.                  |
| CNT_UD      | Input     | <b>Count Up and Direction.</b> Depending on the mode of operation, this input acts either as a count up signal or a direction signal.<br>Count up—this input causes the GP counter to increment.<br>Direction—selects whether the GP counter is incrementing or decrementing. |
| CNT_ZM      | Input     | <b>Count Zero Marker.</b> Input that connects to the zero marker output of a rotary device or detects the pressing of a pushbutton.                                                                                                                                           |
| DAI_PIN[nn] | InOut     | <b>Pin n.</b> The digital applications interface (DAI0) connects various peripherals to any of the DAI0_PINxx pins. Programs make these connections using the signal routing unit (SRU).                                                                                      |
| DMC_A[nn]   | Output    | <b>Address n.</b> Address bus.                                                                                                                                                                                                                                                |
| DMC_BA[n]   | Output    | <b>Bank Address n.</b> Defines which internal bank an activate, read, write or precharge command is applied to on the dynamic memory. Bank Address n also defines which mode registers (MR, EMR, EMR2, and/or EMR3) load during the load mode register command.               |
| DMC_CAS     | Output    | <b>Column Address Strobe.</b> Defines the operation for external dynamic memory to perform in conjunction with other DMC command signals. Connect to the CAS input of dynamic memory.                                                                                         |
| DMC_CK      | Output    | <b>Clock.</b> Outputs DCLK to external dynamic memory.                                                                                                                                                                                                                        |
| DMC_CK      | Output    | <b>Clock (Complement).</b> Complement of DMC_CK.                                                                                                                                                                                                                              |
| DMC_CKE     | Output    | <b>Clock Enable.</b> Active high clock enables. Connects to the CKE input of the dynamic memory.                                                                                                                                                                              |
| DMC_CS[n]   | Output    | <b>Chip Select n.</b> Commands are recognized by the memory only when this signal is asserted.                                                                                                                                                                                |
| DMC_DQ[nn]  | InOut     | <b>Data n.</b> Bidirectional data bus.                                                                                                                                                                                                                                        |
| DMC_LDM     | Output    | <b>Data Mask for Lower Byte.</b> Mask for DMC_DQ07:DMC_DQ00 write data when driven high. Sampled on both edges of the data strobe by the dynamic memory.                                                                                                                      |
| DMC_LDQS    | InOut     | <b>Data Strobe for Lower Byte.</b> DMC_DQ07:DMC_DQ00 data strobe. Output with write data. Input with read data. Can be single-ended or differential depending on register settings.                                                                                           |
| DMC_LDQS    | InOut     | <b>Data Strobe for Lower Byte (Complement).</b> Complement of DMC_LDQS. Not used in single-ended mode.                                                                                                                                                                        |
| DMC_ODT     | Output    | <b>On Die Termination.</b> Enables dynamic memory termination resistances when driven high (assuming the memory is properly configured). ODT is enabled or disabled regardless of read or write commands.                                                                     |
| DMC_RAS     | Output    | <b>Row Address Strobe.</b> Defines the operation for external dynamic memory to perform in conjunction with other DMC command signals. Connect to the RAS input of dynamic memory.                                                                                            |
| DMC_RESET   | Output    | <b>Reset (DDR3 Only).</b>                                                                                                                                                                                                                                                     |
| DMC_RZQ     | InOut     | <b>External Calibration Resistor Connection.</b>                                                                                                                                                                                                                              |
| DMC_UDM     | Output    | <b>Data Mask for Upper Byte.</b> Mask for DMC_DQ15:DMC_DQ08 write data when driven high. Sampled on both edges of the data strobe by the dynamic memory.                                                                                                                      |
| DMC_UDQS    | InOut     | <b>Data Strobe for Upper Byte.</b> DMC_DQ15:DMC_DQ08 data strobe. Output with write data. Input with read data. Can be single-ended or differential depending on register settings.                                                                                           |

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

Table 17. Signal Multiplexing for Port E (Continued)

| Signal Name | Multiplexed Function 0 | Multiplexed Function 1 | Multiplexed Function 2 | Multiplexed Function 3 | Multiplexed Function Input Tap |
|-------------|------------------------|------------------------|------------------------|------------------------|--------------------------------|
| PE_03       | LP0_ACK                |                        |                        |                        |                                |
| PE_04       | LP0_D0                 |                        |                        |                        |                                |
| PE_05       | LP0_D1                 |                        |                        |                        |                                |
| PE_06       | LP0_D2                 |                        |                        |                        |                                |
| PE_07       | LP0_D3                 |                        |                        |                        |                                |
| PE_08       | LP0_D4                 |                        |                        |                        |                                |
| PE_09       | LP0_D5                 |                        |                        |                        |                                |
| PE_10       | LP0_D6                 |                        |                        |                        |                                |
| PE_11       | LP0_D7                 |                        |                        |                        |                                |
| PE_12       | MSIO_D0                |                        | TM0_TMR0               |                        |                                |
| PE_13       | MSIO_D1                | C1_FLG0                | CNT0_UD                |                        |                                |
| PE_14       | MSIO_D2                | UART1_CTS              | TM0_TMR6               |                        |                                |
| PE_15       | MSIO_D3                | C2_FLG3                |                        |                        |                                |

Table 18. Signal Multiplexing for Port F

| Signal Name | Multiplexed Function 0 | Multiplexed Function 1 | Multiplexed Function 2 | Multiplexed Function 3 | Multiplexed Function Input Tap |
|-------------|------------------------|------------------------|------------------------|------------------------|--------------------------------|
| PF_00       | MSIO_D4                | TRACE0_D00             |                        |                        |                                |
| PF_01       | MSIO_D5                | TRACE0_D01             |                        |                        |                                |
| PF_02       | MSIO_D6                | TRACE0_D02             |                        |                        |                                |
| PF_03       | MSIO_D7                | TRACE0_D03             |                        |                        |                                |
| PF_04       | MSIO_CLK               | C1_FLG2                | SPI0_SEL6              |                        |                                |
| PF_05       | ETH0_PTPCLKIN0         | TM0_TMR1               | SPI0_SEL5              |                        |                                |
| PF_06       | ETH0_PTPAUXIN2         | TRACE0_CLK             |                        |                        | TM0_ACLK1                      |
| PF_07       | ETH0_PTPAUXIN3         | TM0_TMR2               | MSIO_CMD               |                        |                                |
| PF_08       | UART0_TX               |                        |                        |                        |                                |
| PF_09       | UART0_RX               |                        |                        |                        | TM0_ACIO                       |
| PF_10       | UART1_TX               | SPI2_SEL2              |                        |                        |                                |
| PF_11       | UART1_RX               | ACM0_A0                | SPI1_SEL3              | C2_FLG2                | TM0_AC11                       |

Table 19 shows the internal timer signal routing. This table applies to both the 400-ball CSP\_BGA and 176-lead LQFP packages.

Table 19. Internal Timer Signal Routing

| Timer Input Signal     | Internal Source |
|------------------------|-----------------|
| TM0_ACLK0 <sup>1</sup> | SYS_CLKIN1      |
| TM0_AC15               | DAI0_PB04_O     |
| TM0_ACLK5              | DAI0_PB03_O     |
| TM0_AC16               | DAI0_PB20_O     |
| TM0_ACLK6              | DAI0_PB19_O     |
| TM0_AC17               | CNT0_TO         |
| TM0_ACLK7              | SYS_CLKIN0      |

<sup>1</sup> Not applicable for LQFP package.

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

Table 20. ADSP-SC57x/ADSP-2157x 176-Lead LQFP Signal Descriptions (Continued)

| Signal Name      | Description                 | Port | Pin Name |
|------------------|-----------------------------|------|----------|
| LP1_D7           | LP1 Data 7                  | D    | PD_09    |
| MLB0_CLK         | MLB0 Single-Ended Clock     | B    | PB_06    |
| MLB0_CLKOUT      | MLB0 Single-Ended Clock Out | B    | PB_03    |
| MLB0_DAT         | MLB0 Single-Ended Data      | B    | PB_04    |
| MLB0_SIG         | MLB0 Single-Ended Signal    | B    | PB_05    |
| PPI0_CLK         | EPPI0 Clock                 | C    | PC_11    |
| PPI0_D00         | EPPI0 Data 0                | D    | PD_10    |
| PPI0_D01         | EPPI0 Data 1                | D    | PD_11    |
| PPI0_D02         | EPPI0 Data 2                | D    | PD_12    |
| PPI0_D03         | EPPI0 Data 3                | D    | PD_13    |
| PPI0_D04         | EPPI0 Data 4                | D    | PD_14    |
| PPI0_D05         | EPPI0 Data 5                | D    | PD_15    |
| PPI0_D06         | EPPI0 Data 6                | C    | PC_05    |
| PPI0_D07         | EPPI0 Data 7                | D    | PD_09    |
| PPI0_D08         | EPPI0 Data 8                | C    | PC_01    |
| PPI0_D09         | EPPI0 Data 9                | C    | PC_02    |
| PPI0_D10         | EPPI0 Data 10               | C    | PC_03    |
| PPI0_D11         | EPPI0 Data 11               | C    | PC_04    |
| PPI0_FS1         | EPPI0 Frame Sync 1 (HSYNC)  | C    | PC_14    |
| PPI0_FS2         | EPPI0 Frame Sync 2 (VSYNC)  | C    | PC_15    |
| PPI0_FS3         | EPPI0 Frame Sync 3 (FIELD)  | C    | PC_06    |
| SPI0_CLK         | SPI0 Clock                  | C    | PC_01    |
| SPI0_MISO        | SPI0 Master In, Slave Out   | C    | PC_02    |
| SPI0_MOSI        | SPI0 Master Out, Slave In   | C    | PC_03    |
| SPI0_RDY         | SPI0 Ready                  | C    | PC_05    |
| <u>SPI0_SEL1</u> | SPI0 Slave Select Output 1  | C    | PC_04    |
| <u>SPI0_SEL2</u> | SPI0 Slave Select Output 2  | C    | PC_05    |
| <u>SPI0_SEL3</u> | SPI0 Slave Select Output 3  | C    | PC_06    |
| <u>SPI0_SEL4</u> | SPI0 Slave Select Output 4  | A    | PA_09    |
| <u>SPI0_SEL5</u> | SPI0 Slave Select Output 5  | D    | PD_03    |
| <u>SPI0_SEL6</u> | SPI0 Slave Select Output 6  | D    | PD_04    |
| <u>SPI0_SEL7</u> | SPI0 Slave Select Output 7  | D    | PD_05    |
| <u>SPI0_SS</u>   | SPI0 Slave Select Input     | C    | PC_04    |
| SPI1_CLK         | SPI1 Clock                  | C    | PC_07    |
| SPI1_MISO        | SPI1 Master In, Slave Out   | C    | PC_08    |
| SPI1_MOSI        | SPI1 Master Out, Slave In   | C    | PC_09    |
| SPI1_RDY         | SPI1 Ready                  | C    | PC_11    |
| <u>SPI1_SEL1</u> | SPI1 Slave Select Output 1  | C    | PC_10    |
| <u>SPI1_SEL2</u> | SPI1 Slave Select Output 2  | C    | PC_11    |
| <u>SPI1_SEL3</u> | SPI1 Slave Select Output 3  | A    | PA_08    |
| <u>SPI1_SEL4</u> | SPI1 Slave Select Output 4  | A    | PA_14    |
| <u>SPI1_SEL5</u> | SPI1 Slave Select Output 5  | B    | PB_02    |
| <u>SPI1_SEL6</u> | SPI1 Slave Select Output 6  | D    | PD_07    |
| <u>SPI1_SEL7</u> | SPI1 Slave Select Output 7  | D    | PD_06    |
| <u>SPI1_SS</u>   | SPI1 Slave Select Input     | C    | PC_10    |
| SPI2_CLK         | SPI2 Clock                  | B    | PB_14    |
| SPI2_D2          | SPI2 Data 2                 | B    | PB_12    |
| SPI2_D3          | SPI2 Data 3                 | B    | PB_13    |

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

Table 25. ADSP-SC57x/ADSP-2157x Designer Quick Reference (Continued)

| Signal Name | Type   | Driver Type | Internal Termination | Reset Drive | Power Domain | Description and Notes                                                                          |
|-------------|--------|-------------|----------------------|-------------|--------------|------------------------------------------------------------------------------------------------|
| DMC0_CAS    | Output | B           | none                 | L           | VDD_DMC      | Desc: DMC0 Column Address Strobe<br>Notes: No notes                                            |
| DMC0_CK     | Output | C           | none                 | L           | VDD_DMC      | Desc: DMC0 Clock<br>Notes: No notes                                                            |
| DMC0_CKE    | Output | B           | none                 | L           | VDD_DMC      | Desc: DMC0 Clock enable<br>Notes: No notes                                                     |
| DMC0_CK     | Output | C           | none                 | L           | VDD_DMC      | Desc: DMC0 Clock (complement)<br>Notes: No notes                                               |
| DMC0_CS0    | Output | B           | none                 | L           | VDD_DMC      | Desc: DMC0 Chip Select 0<br>Notes: No notes                                                    |
| DMC0_DQ00   | InOut  | B           | none                 | none        | VDD_DMC      | Desc: DMC0 Data 0<br>Notes: No notes                                                           |
| DMC0_DQ01   | InOut  | B           | none                 | none        | VDD_DMC      | Desc: DMC0 Data 1<br>Notes: No notes                                                           |
| DMC0_DQ02   | InOut  | B           | none                 | none        | VDD_DMC      | Desc: DMC0 Data 2<br>Notes: No notes                                                           |
| DMC0_DQ03   | InOut  | B           | none                 | none        | VDD_DMC      | Desc: DMC0 Data 3<br>Notes: No notes                                                           |
| DMC0_DQ04   | InOut  | B           | none                 | none        | VDD_DMC      | Desc: DMC0 Data 4<br>Notes: No notes                                                           |
| DMC0_DQ05   | InOut  | B           | none                 | none        | VDD_DMC      | Desc: DMC0 Data 5<br>Notes: No notes                                                           |
| DMC0_DQ06   | InOut  | B           | none                 | none        | VDD_DMC      | Desc: DMC0 Data 6<br>Notes: No notes                                                           |
| DMC0_DQ07   | InOut  | B           | none                 | none        | VDD_DMC      | Desc: DMC0 Data 7<br>Notes: No notes                                                           |
| DMC0_DQ08   | InOut  | B           | none                 | none        | VDD_DMC      | Desc: DMC0 Data 8<br>Notes: No notes                                                           |
| DMC0_DQ09   | InOut  | B           | none                 | none        | VDD_DMC      | Desc: DMC0 Data 9<br>Notes: No notes                                                           |
| DMC0_DQ10   | InOut  | B           | none                 | none        | VDD_DMC      | Desc: DMC0 Data 10<br>Notes: No notes                                                          |
| DMC0_DQ11   | InOut  | B           | none                 | none        | VDD_DMC      | Desc: DMC0 Data 11<br>Notes: No notes                                                          |
| DMC0_DQ12   | InOut  | B           | none                 | none        | VDD_DMC      | Desc: DMC0 Data 12<br>Notes: No notes                                                          |
| DMC0_DQ13   | InOut  | B           | none                 | none        | VDD_DMC      | Desc: DMC0 Data 13<br>Notes: No notes                                                          |
| DMC0_DQ14   | InOut  | B           | none                 | none        | VDD_DMC      | Desc: DMC0 Data 14<br>Notes: No notes                                                          |
| DMC0_DQ15   | InOut  | B           | none                 | none        | VDD_DMC      | Desc: DMC0 Data 15<br>Notes: No notes                                                          |
| DMC0_LDM    | Output | B           | none                 | L           | VDD_DMC      | Desc: DMC0 Data Mask for Lower Byte<br>Notes: No notes                                         |
| DMC0_LDQS   | InOut  | C           | none                 | none        | VDD_DMC      | Desc: DMC0 Data Strobe for Lower Byte<br>Notes: External weak pull-down required in LPDDR mode |

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

Table 25. ADSP-SC57x/ADSP-2157x Designer Quick Reference (Continued)

| Signal Name                     | Type   | Driver Type | Internal Termination | Reset Drive | Power Domain | Description and Notes                                                                                                               |
|---------------------------------|--------|-------------|----------------------|-------------|--------------|-------------------------------------------------------------------------------------------------------------------------------------|
| $\overline{\text{DMC0\_LDQS}}$  | InOut  | C           | none                 | none        | VDD_DMC      | Desc: DMC0 Data Strobe for Lower Byte (complement)<br>Notes: No notes                                                               |
| DMC0_ODT                        | Output | B           | none                 | L           | VDD_DMC      | Desc: DMC0 On-die termination<br>Notes: No notes                                                                                    |
| $\overline{\text{DMC0\_RAS}}$   | Output | B           | none                 | L           | VDD_DMC      | Desc: DMC0 Row Address Strobe<br>Notes: No notes                                                                                    |
| $\overline{\text{DMC0\_RESET}}$ | Output | B           | none                 | L           | VDD_DMC      | Desc: DMC0 Reset (DDR3 only)<br>Notes: No notes                                                                                     |
| DMC0_RZQ                        | a      | B           | none                 | none        | VDD_DMC      | Desc: DMC0 External calibration resistor connection<br>Notes: Applicable for DDR2 and DDR3 only. Pull down using a 34 Ohm resistor. |
| DMC0_UDM                        | Output | B           | none                 | L           | VDD_DMC      | Desc: DMC0 Data Mask for Upper Byte<br>Notes: No notes                                                                              |
| DMC0_UDQS                       | InOut  | C           | none                 | none        | VDD_DMC      | Desc: DMC0 Data Strobe for Upper Byte<br>Notes: External weak pull-down required in LPDDR mode                                      |
| $\overline{\text{DMC0\_UDQS}}$  | InOut  | C           | none                 | none        | VDD_DMC      | Desc: DMC0 Data Strobe for Upper Byte (complement)<br>Notes: No notes                                                               |
| DMC0_VREF                       | a      |             | none                 | none        | VDD_DMC      | Desc: DMC0 Voltage Reference<br>Notes: No notes                                                                                     |
| $\overline{\text{DMC0\_WE}}$    | Output | B           | none                 | L           | VDD_DMC      | Desc: DMC0 Write Enable<br>Notes: No notes                                                                                          |
| GND                             | g      |             | none                 | none        |              | Desc: Ground<br>Notes: No notes                                                                                                     |
| HADC0_VIN0                      | a      | NA          | none                 | none        | VDD_HADC     | Desc: HADC0 Analog Input at channel 0<br>Notes: Connect to GND through a resistor if not used <sup>4</sup>                          |
| HADC0_VIN1                      | a      | NA          | none                 | none        | VDD_HADC     | Desc: HADC0 Analog Input at channel 1<br>Notes: Connect to GND through a resistor if not used <sup>4</sup>                          |
| HADC0_VIN2                      | a      | NA          | none                 | none        | VDD_HADC     | Desc: HADC0 Analog Input at channel 2<br>Notes: Connect to GND through a resistor if not used <sup>4</sup>                          |
| HADC0_VIN3                      | a      | NA          | none                 | none        | VDD_HADC     | Desc: HADC0 Analog Input at channel 3<br>Notes: Connect to GND through a resistor if not used <sup>4</sup>                          |
| HADC0_VIN4                      | a      | NA          | none                 | none        | VDD_HADC     | Desc: HADC0 Analog Input at channel 4<br>Notes: Connect to GND through a resistor if not used <sup>4</sup>                          |
| HADC0_VIN5                      | a      | NA          | none                 | none        | VDD_HADC     | Desc: HADC0 Analog Input at channel 5<br>Notes: Connect to GND through a resistor if not used <sup>4</sup>                          |
| HADC0_VIN6                      | a      | NA          | none                 | none        | VDD_HADC     | Desc: HADC0 Analog Input at channel 6<br>Notes: Connect to GND through a resistor if not used <sup>4</sup>                          |

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

**Table 25. ADSP-SC57x/ADSP-2157x Designer Quick Reference (Continued)**

| Signal Name | Type  | Driver Type | Internal Termination             | Reset Drive | Power Domain | Description and Notes                                                   |
|-------------|-------|-------------|----------------------------------|-------------|--------------|-------------------------------------------------------------------------|
| PB_10       | InOut | H           | none                             | none        | VDD_EXT      | Desc: PORTB Position 10<br>Notes: Connect to VDD_EXT or GND if not used |
| PB_11       | InOut | H           | none                             | none        | VDD_EXT      | Desc: PORTB Position 11<br>Notes: Connect to VDD_EXT or GND if not used |
| PB_12       | InOut | H           | none                             | none        | VDD_EXT      | Desc: PORTB Position 12<br>Notes: Connect to VDD_EXT or GND if not used |
| PB_13       | InOut | H           | none                             | none        | VDD_EXT      | Desc: PORTB Position 13<br>Notes: Connect to VDD_EXT or GND if not used |
| PB_14       | InOut | H           | none                             | none        | VDD_EXT      | Desc: PORTB Position 14<br>Notes: Connect to VDD_EXT or GND if not used |
| PB_15       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTB Position 15<br>Notes: See note <sup>2</sup>                 |
| PC_00       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTC Position 0<br>Notes: See note <sup>2</sup>                  |
| PC_01       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTC Position 1<br>Notes: See note <sup>2</sup>                  |
| PC_02       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTC Position 2<br>Notes: See note <sup>2</sup>                  |
| PC_03       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTC Position 3<br>Notes: See note <sup>2</sup>                  |
| PC_04       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTC Position 4<br>Notes: See note <sup>2</sup>                  |
| PC_05       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTC Position 5<br>Notes: See note <sup>2</sup>                  |
| PC_06       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTC Position 6<br>Notes: See note <sup>2</sup>                  |
| PC_07       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTC Position 7<br>Notes: See note <sup>2</sup>                  |
| PC_08       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTC Position 8<br>Notes: See note <sup>2</sup>                  |
| PC_09       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTC Position 9<br>Notes: See note <sup>2</sup>                  |
| PC_10       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTC Position 10<br>Notes: See note <sup>2</sup>                 |
| PC_11       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTC Position 11<br>Notes: See note <sup>2</sup>                 |
| PC_12       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTC Position 12<br>Notes: See note <sup>2</sup>                 |
| PC_13       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTC Position 13<br>Notes: See note <sup>2</sup>                 |
| PC_14       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTC Position 14<br>Notes: See note <sup>2</sup>                 |
| PC_15       | InOut | A           | Programmable PullUp <sup>1</sup> | none        | VDD_EXT      | Desc: PORTC Position 15<br>Notes: See note <sup>2</sup>                 |

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

## DDR3 SDRAM Read Cycle Timing

Table 50 and Figure 17 show mobile DDR3 SDRAM read cycle timing, related to the DMC.

Table 50. DDR3 SDRAM Read Cycle Timing,  $V_{DD\_DMC}$  Nominal 1.5 V

| Parameter           |                                                                      | 450 MHz <sup>1</sup> |      | Unit            |
|---------------------|----------------------------------------------------------------------|----------------------|------|-----------------|
|                     |                                                                      | Min                  | Max  |                 |
| Timing Requirements |                                                                      |                      |      |                 |
| t <sub>DQSQ</sub>   | DMC0_DQS to DMC0_DQ Skew for DMC0_DQS and Associated DMC0_DQ Signals |                      | 0.15 | ns              |
| t <sub>QH</sub>     | DMC0_DQ, DMC0_DQS Output Hold Time From DMC0_DQS                     | 0.38                 |      | t <sub>CK</sub> |
| t <sub>RPRE</sub>   | Read Preamble                                                        | 0.9                  |      | t <sub>CK</sub> |
| t <sub>RPST</sub>   | Read Postamble                                                       | 0.3                  |      | t <sub>CK</sub> |

<sup>1</sup> To ensure proper operation of the DDR3, all the DDR3 requirements must be strictly followed. See “Interfacing DDR3/DDR2/LPDDR Memory to ADSP-SC5xx/215xx Processors” (EE-387).




Figure 17. DDR3 SDRAM Controller Input AC Timing




Figure 26. EPPI External Clock GP Receive Mode with External Frame Sync Timing




Figure 27. EPPI External Clock GP Transmit Mode with External Frame Sync Timing

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

**Table 60. SPORTs—External Late Frame Sync<sup>1</sup>**

| Parameter                                                                                                                         | Min | Max | Unit |
|-----------------------------------------------------------------------------------------------------------------------------------|-----|-----|------|
| <i>Switching Characteristics</i>                                                                                                  |     |     |      |
| $t_{DDTLFSE}$ Data Delay from Late External Transmit Frame Sync or External Receive Frame Sync with MCE = 1, MFD = 0 <sup>2</sup> |     | 14  | ns   |
| $t_{DDTENFS}$ Data Enable for MCE = 1, MFD = 0 <sup>2</sup>                                                                       | 0.5 |     | ns   |

<sup>1</sup>Specifications apply to all four SPORTs.

<sup>2</sup>The  $t_{DDTLFSE}$  and  $t_{DDTENFS}$  parameters apply to left justified as well as standard serial mode and MCE = 1, MFD = 0.




Figure 33. External Late Frame Sync

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

## Asynchronous Sample Rate Converter (ASRC)—Serial Input Port

The ASRC input signals are routed from the DAI0\_PINx pins using the SRU. Therefore, the timing specifications provided in [Table 61](#) are valid at the DAI0\_PINx pins.

**Table 61.** ASRC, Serial Input Port

| Parameter                  |                                                  | Min                  | Max | Unit |
|----------------------------|--------------------------------------------------|----------------------|-----|------|
| <i>Timing Requirements</i> |                                                  |                      |     |      |
| $t_{SRCSFS}^1$             | Frame Sync Setup Before Serial Clock Rising Edge | 4                    |     | ns   |
| $t_{SRCHFS}^1$             | Frame Sync Hold After Serial Clock Rising Edge   | 5.5                  |     | ns   |
| $t_{SRCSD}^1$              | Data Setup Before Serial Clock Rising Edge       | 4                    |     | ns   |
| $t_{SRCHD}^1$              | Data Hold After Serial Clock Rising Edge         | 5.5                  |     | ns   |
| $t_{SRCCLKW}$              | Clock Width                                      | $t_{SCLK0} - 1$      |     | ns   |
| $t_{SRCCLK}$               | Clock Period                                     | $2 \times t_{SCLK0}$ |     | ns   |

<sup>1</sup> The serial clock, data, and frame sync signals can come from any of the DAI pins. The serial clock and frame sync signals can also come via PCG or SPORTs. The input of the PCG can be either CLKIN or any of the DAI pins.




Figure 34. ASRC Serial Input Port Timing

## SPI Port—Slave Timing

### SPI0, SPI1, and SPI2

Table 65, Table 66, and Figure 37 describe SPI port slave operations. Note that

- In dual-mode data transmit, the SPIx\_MOSI signal is also an output.
- In quad-mode data transmit, the SPIx\_MOSI, SPIx\_D2, and SPIx\_D3 signals are also outputs.
- In dual-mode data receive, the SPIx\_MISO signal is also an input.
- In quad-mode data receive, the SPIx\_MISO, SPIx\_D2, and SPIx\_D3 signals are also inputs.
- In SPI slave mode, the SPI clock is supplied externally and is called  $f_{SPICLKEXT}$ :

$$t_{SPICLKEXT} = \frac{1}{f_{SPICLKEXT}}$$

- Quad mode is supported by SPI2 only.
- CPHA is a configuration bit in the SPI\_CTL register.

**Table 65. SPI0, SPI1 Port—Slave Timing<sup>1</sup>**

| Parameter                                                            | Min                              | Max   | Unit |
|----------------------------------------------------------------------|----------------------------------|-------|------|
| <i>Timing Requirements</i>                                           |                                  |       |      |
| $t_{SPICHS}$ SPIx_CLK High Period <sup>2</sup>                       | $0.5 \times t_{SPICLKEXT} - 1.5$ |       | ns   |
| $t_{SPICLS}$ SPIx_CLK Low Period <sup>2</sup>                        | $0.5 \times t_{SPICLKEXT} - 1.5$ |       | ns   |
| $t_{SPICLK}$ SPIx_CLK Period <sup>2</sup>                            | $t_{SPICLKEXT} - 1.5$            |       | ns   |
| $t_{HDS}$ Last SPIx_CLK Edge to $\overline{SPIx\_SS}$ Not Asserted   | 5                                |       | ns   |
| $t_{SPITDS}$ Sequential Transfer Delay                               | $t_{SPICLKEXT} - 1.5$            |       | ns   |
| $t_{SDSCI}$ $\overline{SPIx\_SS}$ Assertion to First SPIx_CLK Edge   | 11.7                             |       | ns   |
| $t_{SSPID}$ Data Input Valid to SPIx_CLK Edge (Data Input Setup)     | 2                                |       | ns   |
| $t_{HSPID}$ SPIx_CLK Sampling Edge to Data Input Invalid             | 1.6                              |       | ns   |
| <i>Switching Characteristics</i>                                     |                                  |       |      |
| $t_{DSOE}$ $\overline{SPIx\_SS}$ Assertion to Data Out Active        | 0                                | 14.12 | ns   |
| $t_{DSDHI}$ $\overline{SPIx\_SS}$ Deassertion to Data High Impedance | 0                                | 12.6  | ns   |
| $t_{DDSPID}$ SPIx_CLK Edge to Data Out Valid (Data Out Delay)        |                                  | 14.16 | ns   |
| $t_{HDSPID}$ SPIx_CLK Edge to Data Out Invalid (Data Out Hold)       | 1.5                              |       | ns   |

<sup>1</sup> All specifications apply to SPI0 and SPI1.

<sup>2</sup> This specification indicates the minimum instantaneous width or period that can be tolerated due to duty cycle variation or jitter on the external SPIx\_CLK. For the external SPIx\_CLK ideal maximum frequency, see the  $f_{SPICLKEXT}$  specification in Table 27.

## SPI Port—SPIx\_RDY Master Timing

SPIx\_RDY is used to provide flow control. CPOL and CPHA are configuration bits in the SPIx\_CTL register, while LEADX, LAGX, and STOP are configuration bits in the SPIx\_DLY register.

**Table 70. SPI Port—SPIx\_RDY Master Timing<sup>1</sup>**

| Parameter                                                                               | Conditions         | Min                                        | Max                                          | Unit |
|-----------------------------------------------------------------------------------------|--------------------|--------------------------------------------|----------------------------------------------|------|
| Timing Requirement                                                                      |                    |                                            |                                              |      |
| tSRDYSCKM      Setup Time for SPIx_RDY Deassertion Before Last Valid Data SPIx_CLK Edge |                    | (2 + 2 × BAUD <sup>2</sup> ) × tSCLK1 + 10 |                                              | ns   |
| Switching Characteristic                                                                |                    |                                            |                                              |      |
| tDRDYSCKM <sup>3</sup> Assertion of SPIx_RDY to First SPIx_CLK Edge of Next Transfer    | BAUD = 0, CPHA = 0 | 4.5 × tSCLK1                               | 5.5 × tSCLK1 + 10                            | ns   |
|                                                                                         | BAUD = 0, CPHA = 1 | 4 × tSCLK1                                 | 5 × tSCLK1 + 10                              | ns   |
|                                                                                         | BAUD > 0, CPHA = 0 | (1 + 1.5 × BAUD <sup>2</sup> ) × tSCLK1    | (2 + 2.5 × BAUD <sup>2</sup> ) × tSCLK1 + 10 | ns   |
|                                                                                         | BAUD > 0, CPHA = 1 | (1 + 1 × BAUD <sup>2</sup> ) × tSCLK1      | (2 + 2 × BAUD <sup>2</sup> ) × tSCLK1 + 10   | ns   |

<sup>1</sup> All specifications apply to all three SPIs.

<sup>2</sup> BAUD value is set using the SPIx\_CLK.BAUD bits. BAUD value = SPIx\_CLK.BAUD bits + 1.

<sup>3</sup> Specification assumes the LEADX, LAGX, and STOP bits in the SPI\_DLY register are zero.




Figure 41. SPIx\_RDY Setup Before SPIx\_CLK




Figure 45. Timer Cycle Timing

## DAI0 Pin to DAI0 Pin Direct Routing

Table 75 and Figure 46 describe I/O timing related to the DAI for direct pin connections only (for example, DAI0\_PB01\_I to DAI0\_PB02\_O).

Table 75. DAI Pin to DAI Pin Routing

| Parameter                                                | Min | Max | Unit |
|----------------------------------------------------------|-----|-----|------|
| <i>Switching Characteristic</i>                          |     |     |      |
| $t_{DPIO}$ Delay DAI Pin Input Valid to DAI Output Valid | 1.5 | 12  | ns   |




Figure 46. DAI Pin to DAI Pin Direct Routing

## Up/Down Counter/Rotary Encoder Timing

Table 76 and Figure 47 describe timing, related to the general-purpose counter (CNT).

Table 76. Up/Down Counter/Rotary Encoder Timing

| Parameter                                                     | Min                  | Max | Unit |
|---------------------------------------------------------------|----------------------|-----|------|
| <i>Timing Requirement</i>                                     |                      |     |      |
| $t_{WCOUNT}$ Up/Down Counter/Rotary Encoder Input Pulse Width | $2 \times t_{SCLK0}$ |     | ns   |




Figure 47. Up/Down Counter/Rotary Encoder Timing

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573




Figure 73. Driver Type B and Driver Type C (DDR3 Drive Strength 40  $\Omega$ )




Figure 76. Driver Type B and Driver Type C (DDR2 Drive Strength 60  $\Omega$ )




Figure 74. Driver Type B and Driver Type C (DDR3 Drive Strength 60  $\Omega$ )




Figure 77. Driver Type B and Driver Type C (DDR2 Drive Strength 40  $\Omega$ )




Figure 75. Driver Type B and Driver Type C (DDR2 Drive Strength 40  $\Omega$ )




Figure 78. Driver Type B and Driver Type C (DDR2 Drive Strength 60  $\Omega$ )

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573




Figure 88. Driver Type B and Driver Type C Typical Rise and Fall Times (10% to 90%) vs. Load Capacitance ( $V_{DD\_DMC} = 1.5$  V) for DDR3

## ENVIRONMENTAL CONDITIONS

To determine the junction temperature on the application PCB, use the following equation:

$$T_J = T_{CASE} + (\Psi_{JT} \times P_D)$$

where:

$T_J$  = junction temperature ( $^{\circ}\text{C}$ ).

$T_{CASE}$  = case temperature ( $^{\circ}\text{C}$ ) measured at the top center of the package.

$\Psi_{JT}$  = from [Table 96](#) and [Table 97](#).

$P_D$  = power dissipation (see the [Total Internal Power Dissipation](#) section for the method to calculate  $P_D$ ).

Values of  $\theta_{JA}$  are provided for package comparison and PCB design considerations.  $\theta_{JA}$  can be used for a first order approximation of  $T_J$  by the following equation:

$$T_J = T_A + (\theta_{JA} \times P_D)$$

where  $T_A$  = ambient temperature ( $^{\circ}\text{C}$ ).

Values of  $\theta_{JC}$  are provided for package comparison and PCB design considerations when an external heat sink is required.

In [Table 96](#) and [Table 97](#), airflow measurements comply with JEDEC standards JESD51-2 and JESD51-6. The junction to case measurement complies with MIL-STD-883 (Method 1012.1). All measurements use a 6 layer PCB with 101.6 mm  $\times$  152.4 mm dimensions.

Table 96. Thermal Characteristics for 400 CSP\_BGA

| Parameter     | Conditions            | Typical | Unit                        |
|---------------|-----------------------|---------|-----------------------------|
| $\theta_{JA}$ | 0 linear m/s air flow | 14.24   | $^{\circ}\text{C}/\text{W}$ |
| $\theta_{JA}$ | 1 linear m/s air flow | 12.61   | $^{\circ}\text{C}/\text{W}$ |
| $\theta_{JA}$ | 2 linear m/s air flow | 12.09   | $^{\circ}\text{C}/\text{W}$ |
| $\theta_{JC}$ |                       | 5.71    | $^{\circ}\text{C}/\text{W}$ |
| $\Psi_{JT}$   | 0 linear m/s air flow | 0.08    | $^{\circ}\text{C}/\text{W}$ |
| $\Psi_{JT}$   | 1 linear m/s air flow | 0.14    | $^{\circ}\text{C}/\text{W}$ |
| $\Psi_{JT}$   | 2 linear m/s air flow | 0.17    | $^{\circ}\text{C}/\text{W}$ |

Table 97. Thermal Characteristics for 176 LQFP\_EP

| Parameter     | Conditions            | Typical | Unit                        |
|---------------|-----------------------|---------|-----------------------------|
| $\theta_{JA}$ | 0 linear m/s air flow | 11.95   | $^{\circ}\text{C}/\text{W}$ |
| $\theta_{JA}$ | 1 linear m/s air flow | 10.43   | $^{\circ}\text{C}/\text{W}$ |
| $\theta_{JA}$ | 2 linear m/s air flow | 9.98    | $^{\circ}\text{C}/\text{W}$ |
| $\theta_{JC}$ |                       | 11.10   | $^{\circ}\text{C}/\text{W}$ |
| $\Psi_{JT}$   | 0 linear m/s air flow | 0.15    | $^{\circ}\text{C}/\text{W}$ |
| $\Psi_{JT}$   | 1 linear m/s air flow | 0.24    | $^{\circ}\text{C}/\text{W}$ |
| $\Psi_{JT}$   | 2 linear m/s air flow | 0.29    | $^{\circ}\text{C}/\text{W}$ |

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

## ADSP-SC57x/ADSP-2157x 400-BALL BGA BALL ASSIGNMENTS

The ADSP-SC57x/ADSP-2157x 400-Ball BGA Ball Assignments (Numerical by Ball Number) table lists the 400-ball BGA package by ball number.

The ADSP-SC57x/ADSP-2157x 400-Ball BGA Ball Assignments (Alphabetical by Pin Name) table lists the 400-ball BGA package by pin name.

### ADSP-SC57x/ADSP-2157x 400-BALL BGA BALL ASSIGNMENTS (NUMERICAL BY BALL NUMBER)

| Ball No. | Pin Name   | Ball No. | Pin Name   | Ball No. | Pin Name   | Ball No. | Pin Name   |
|----------|------------|----------|------------|----------|------------|----------|------------|
| A01      | GND        | C02      | PC_13      | E03      | PE_03      | G04      | VDD_EXT    |
| A02      | PA_10      | C03      | GND        | E04      | PE_02      | G05      | VDD_INT    |
| A03      | PA_09      | C04      | PA_12      | E05      | GND        | G06      | GND        |
| A04      | PA_11      | C05      | PA_14      | E06      | PB_00      | G07      | GND        |
| A05      | PE_07      | C06      | PB_03      | E07      | VDD_EXT    | G08      | GND        |
| A06      | MLB0_CLKN  | C07      | PB_02      | E08      | VDD_EXT    | G09      | GND        |
| A07      | MLB0_CLKP  | C08      | PE_10      | E09      | VDD_EXT    | G10      | GND        |
| A08      | MLB0_SIGN  | C09      | PB_06      | E10      | VDD_EXT    | G11      | GND        |
| A09      | GND        | C10      | PB_05      | E11      | VDD_EXT    | G12      | GND        |
| A10      | SYS_XTAL0  | C11      | SYS_HWRST  | E12      | VDD_EXT    | G13      | GND        |
| A11      | SYS_CLKIN0 | C12      | USB0_ID    | E13      | VDD_USB    | G14      | GND        |
| A12      | GND        | C13      | USB0_CLKIN | E14      | JTG_TCK    | G15      | GND        |
| A13      | SYS_XTAL1  | C14      | PB_12      | E15      | PE_15      | G16      | VDD_INT    |
| A14      | SYS_CLKIN1 | C15      | PB_13      | E16      | GND        | G17      | PB_15      |
| A15      | GND        | C16      | JTG_TDI    | E17      | VDD_EXT    | G18      | DAI0_PIN08 |
| A16      | USB0_DP    | C17      | PE_14      | E18      | PF_04      | G19      | DAI0_PIN10 |
| A17      | USB0_DM    | C18      | GND        | E19      | DAI0_PIN07 | G20      | DAI0_PIN09 |
| A18      | PF_03      | C19      | PF_08      | E20      | DAI0_PIN03 | H01      | PE_01      |
| A19      | PF_05      | C20      | PF_11      | F01      | PC_02      | H02      | PC_09      |
| A20      | GND        | D01      | PC_06      | F02      | PC_03      | H03      | PC_15      |
| B01      | PC_12      | D02      | PC_08      | F03      | PC_04      | H04      | VDD_EXT    |
| B02      | GND        | D03      | PE_04      | F04      | PE_06      | H05      | VDD_INT    |
| B03      | PA_13      | D04      | GND        | F05      | VDD_INT    | H06      | GND        |
| B04      | PA_15      | D05      | PE_08      | F06      | GND        | H07      | GND        |
| B05      | PB_01      | D06      | PE_11      | F07      | VDD_INT    | H08      | GND        |
| B06      | PB_04      | D07      | PE_09      | F08      | VDD_INT    | H09      | GND        |
| B07      | MLB0_DATN  | D08      | PB_08      | F09      | VDD_INT    | H10      | GND        |
| B08      | MLB0_DATP  | D09      | PB_07      | F10      | VDD_INT    | H11      | GND        |
| B09      | MLB0_SIGP  | D10      | PB_09      | F11      | VDD_INT    | H12      | GND        |
| B10      | JTG_TRST   | D11      | SYS_CLKOUT | F12      | VDD_INT    | H13      | GND        |
| B11      | USB0_VBUS  | D12      | PB_11      | F13      | VDD_INT    | H14      | GND        |
| B12      | USB0_XTAL  | D13      | USB0_VBC   | F14      | VDD_INT    | H15      | GND        |
| B13      | PB_10      | D14      | PB_14      | F15      | GND        | H16      | VDD_INT    |
| B14      | JTG_TDO    | D15      | PE_13      | F16      | VDD_INT    | H17      | VDD_EXT    |
| B15      | JTG_TMS    | D16      | PE_12      | F17      | PF_02      | H18      | DAI0_PIN05 |
| B16      | PF_00      | D17      | GND        | F18      | PF_09      | H19      | DAI0_PIN14 |
| B17      | PF_01      | D18      | PF_10      | F19      | DAI0_PIN02 | H20      | DAI0_PIN11 |
| B18      | PF_06      | D19      | DAI0_PIN01 | F20      | DAI0_PIN06 | J01      | PE_00      |
| B19      | GND        | D20      | DAI0_PIN04 | G01      | PC_00      | J02      | PC_07      |
| B20      | PF_07      | E01      | PC_05      | G02      | PC_14      | J03      | PC_10      |
| C01      | PC_11      | E02      | PE_05      | G03      | PC_01      | J04      | VDD_EXT    |

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

| Pin Name | Ball No. |
|----------|----------|
| VDD_INT  | L16      |
| VDD_INT  | M05      |
| VDD_INT  | M16      |
| VDD_INT  | N05      |
| VDD_INT  | N16      |
| VDD_INT  | P05      |
| VDD_INT  | P06      |
| VDD_INT  | P08      |
| VDD_INT  | P09      |
| VDD_INT  | P10      |
| VDD_INT  | P11      |
| VDD_INT  | P12      |
| VDD_INT  | P13      |
| VDD_INT  | P15      |
| VDD_INT  | P16      |
| VDD_INT  | R04      |
| VDD_INT  | R05      |
| VDD_INT  | R07      |
| VDD_INT  | R08      |
| VDD_INT  | R09      |
| VDD_INT  | R10      |
| VDD_INT  | R11      |
| VDD_INT  | R12      |
| VDD_INT  | R13      |
| VDD_INT  | R14      |
| VDD_INT  | R16      |
| VDD_INT  | R17      |
| VDD_USB  | E13      |

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573




Figure 93. 176-Lead Low Profile Quad Flat Package, Exposed Pad [LQFP\_EP]  
(SW-176-5)

Dimensions shown in millimeters

## SURFACE-MOUNT DESIGN

Table 98 is provided as an aid to PCB design. For industry-standard design recommendations, refer to IPC-7351, *Generic Requirements for Surface-Mount Design and Land Pattern Standard*.

Table 98. CSP\_BGA Data for Use with Surface-Mount Design

| Package  | Package Ball Attach Type | Package Solder Mask Opening | Package Ball Pad Size |
|----------|--------------------------|-----------------------------|-----------------------|
| BC-400-2 | Solder Mask Defined      | 0.4 mm Diameter             | 0.5 mm Diameter       |