

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - DSP \(Digital Signal Processors\)](#)

[Embedded - DSP \(Digital Signal Processors\)](#) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

### Applications of [Embedded - DSP \(Digital Signal Processors\)](#)

#### Details

Product Status	Active
Type	Fixed/Floating Point
Interface	CAN, EBI/EMI, Ethernet, DAI, I <sup>2</sup> C, MMC/SD/SDIO, SPI, SPORT, UART/USART, USB OTG
Clock Rate	300MHz, 300MHz
Non-Volatile Memory	External
On-Chip RAM	2MB
Voltage - I/O	3.30V
Voltage - Core	1.10V
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	400-LFBGA, CSPBGA
Supplier Device Package	400-CSPBGA (17x17)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/analog-devices/adsp-sc573bbc3-3">https://www.e-xfl.com/product-detail/analog-devices/adsp-sc573bbc3-3</a>

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

## ARM CORTEX-A5 PROCESSOR

The ARM Cortex-A5 processor (see [Figure 2](#)) is a high performance processor with the following features:

- Instruction cache unit (32 Kb) and data Level 1 (L1) cache unit (32 Kb)
- In order pipeline with dynamic branch prediction
- ARM, Thumb, and ThumbEE instruction set support
- ARM TrustZone® security extensions

- Harvard L1 memory system with a memory management unit (MMU)
- ARM v7 debug architecture
- Trace support through an embedded trace macrocell (ETM) interface
- Extension—vector floating-point unit (IEEE754) with trap-less execution
- Extension—media processing engine (MPE) with NEON™ technology
- Extension—Jazelle® hardware acceleration




Figure 2. ARM Cortex-A5 Processor Block Diagram

periodic communication message objects. Dedicated hardware circuitry compares the signature with precalculated values and triggers appropriate fault events.

For example, every 100 ms the system software initiates the signature calculation of the entire memory contents and compares these contents with expected, precalculated values. If a mismatch occurs, a fault condition is generated through the processor core or the trigger routing unit.

The CRC is a hardware module based on a CRC32 engine that computes the CRC value of the 32-bit data-words presented to it. The source channel of the memory to memory DMA (in memory scan mode) provides data. The data can be optionally forwarded to the destination channel (memory transfer mode). The main features of the CRC peripheral are as follows:

- Memory scan mode
- Memory transfer mode
- Data verify mode
- Data fill mode
- User-programmable CRC32 polynomial
- Bit and byte mirroring option (endianness)
- Fault and error interrupt mechanisms
- 1D and 2D fill block to initialize an array with constants
- 32-bit CRC signature of a block of a memory or an MMR block

## Event Handling

The processors provide event handling that supports both nesting and prioritization. Nesting allows multiple event service routines to be active simultaneously. Prioritization ensures that servicing a higher priority event takes precedence over servicing a lower priority event.

The processors provide support for four different types of events:

- An emulation event causes the processors to enter emulation mode, allowing command and control of the processors through the JTAG interface.
- A reset event resets the processors.
- An exceptions event occurs synchronously to program flow (in other words, the exception is taken before the instruction is allowed to complete). Conditions triggered on the one side by the SHARC+ core, such as data alignment (SIMD or long word) or compute violations (fixed or floating point), and illegal instructions cause core exceptions. Conditions triggered on the other side by the SEC, such as error correcting codes (ECC), parity, watchdog, or system clock, cause system exceptions.
- An interrupts event occurs asynchronously to program flow. They are caused by input signals, timers, and other peripherals, as well as by an explicit software instruction.

## System Event Controller (SEC)

Both SHARC+ cores feature a system event controller. The SEC features include the following:

- Comprehensive system event source management, including interrupt enable, fault enable, priority, core mapping, and source grouping
- A distributed programming model where each system event source control and all status fields are independent of each other
- Determinism where all system events have the same propagation delay and provide unique identification of a specific system event source
- A slave control port that provides access to all SEC registers for configuration, status, and interrupt and fault services
- Global locking that supports a register level protection model to prevent writes to locked registers
- Fault management including fault action configuration, time out, external indication, and system reset

## Trigger Routing Unit (TRU)

The trigger routing unit (TRU) provides system level sequence control without core intervention. The TRU maps trigger masters (generators of triggers) to trigger slaves (receivers of triggers). Slave endpoints can be configured to respond to triggers in various ways. Common applications enabled by the TRU include,

- Automatically triggering the start of a DMA sequence after a sequence from another DMA channel completes
- Software triggering
- Synchronization of concurrent activities

## SECURITY FEATURES

The following sections describe the security features of the ADSP-SC57x/ADSP-2157x processors.

### ARM TrustZone

The ADSP-SC57x processors provide TrustZone technology that is integrated into the ARM Cortex-A5 processors. The TrustZone technology enables a secure state that is extended throughout the system fabric.

### Cryptographic Hardware Accelerators

The ADSP-SC57x/ADSP-2157x processors support standards-based hardware accelerated encryption, decryption, authentication, and true random number generation.

Support for the hardware accelerated cryptographic ciphers includes the following:

- AES in ECB, CBC, ICM, and CTR modes with 128-bit, 192-bit, and 256-bit keys
- DES in ECB and CBC mode with 56-bit key
- 3DES in ECB and CBC mode with 3x 56-bit key
- ARC4 in stateful, stateless mode, up to 128-bit key

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

Table 12. ADSP-SC57x/ADSP-2157x 400-Ball CSP\_BGA Signal Descriptions (Continued)

Signal Name	Description	Port	Pin Name
TRACE0_D03	TRACE0 Trace Data 3	F	PF_03
TRACE0_D04	TRACE0 Trace Data 4	D	PD_10
TRACE0_D05	TRACE0 Trace Data 5	D	PD_11
TRACE0_D06	TRACE0 Trace Data 6	D	PD_12
TRACE0_D07	TRACE0 Trace Data 7	D	PD_13
TWI0_SCL	TWI0 Serial Clock	Not Muxed	TWI0_SCL
TWI0_SDA	TWI0 Serial Data	Not Muxed	TWI0_SDA
TWI1_SCL	TWI1 Serial Clock	Not Muxed	TWI1_SCL
TWI1_SDA	TWI1 Serial Data	Not Muxed	TWI1_SDA
TWI2_SCL	TWI2 Serial Clock	Not Muxed	TWI2_SCL
TWI2_SDA	TWI2 Serial Data	Not Muxed	TWI2_SDA
UART0_CTS	UART0 Clear to Send	D	PD_06
UART0_RTS	UART0 Request to Send	D	PD_05
UART0_RX	UART0 Receive	F	PF_09
UART0_TX	UART0 Transmit	F	PF_08
UART1_CTS	UART1 Clear to Send	E	PE_14
UART1_RTS	UART1 Request to Send	E	PE_00
UART1_RX	UART1 Receive	F	PF_11
UART1_TX	UART1 Transmit	F	PF_10
UART2_CTS	UART2 Clear to Send	A	PA_11
UART2_RTS	UART2 Request to Send	A	PA_10
UART2_RX	UART2 Receive	C	PC_13
UART2_TX	UART2 Transmit	C	PC_12
USB0_CLKIN	USB0 Clock/Crystal Input	Not Muxed	USB_CLKIN
USB0_DM	USB0 Data -	Not Muxed	USB0_DM
USB0_DP	USB0 Data +	Not Muxed	USB0_DP
USB0_ID	USB0 OTG ID	Not Muxed	USB0_ID
USB0_VBC	USB0 VBUS Control	Not Muxed	USB0_VBC
USB0_VBUS	USB0 Bus Voltage	Not Muxed	USB0_VBUS
USB0_XTAL	USB0 Crystal	Not Muxed	USB_XTAL
VDD_EXT	External Voltage Domain	Not Muxed	VDD_EXT
VDD_INT	Internal Voltage Domain	Not Muxed	VDD_INT
VDD_DMC	DMC VDD	Not Muxed	VDD_DMC
VDD_HADC	HADC/TMU VDD	Not Muxed	VDD_HADC
VDD_USB	USB VDD	Not Muxed	VDD_USB

<sup>1</sup> Signal is routed to the DAI0\_PINnn pin through the DAI0\_PBnn pin buffers using the SRU.

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

Table 25. ADSP-SC57x/ADSP-2157x Designer Quick Reference (Continued)

Signal Name	Type	Driver Type	Internal Termination	Reset Drive	Power Domain	Description and Notes
$\overline{\text{DMC0\_LDQS}}$	InOut	C	none	none	VDD_DMC	Desc: DMC0 Data Strobe for Lower Byte (complement) Notes: No notes
DMC0_ODT	Output	B	none	L	VDD_DMC	Desc: DMC0 On-die termination Notes: No notes
$\overline{\text{DMC0\_RAS}}$	Output	B	none	L	VDD_DMC	Desc: DMC0 Row Address Strobe Notes: No notes
$\overline{\text{DMC0\_RESET}}$	Output	B	none	L	VDD_DMC	Desc: DMC0 Reset (DDR3 only) Notes: No notes
DMC0_RZQ	a	B	none	none	VDD_DMC	Desc: DMC0 External calibration resistor connection Notes: Applicable for DDR2 and DDR3 only. Pull down using a 34 Ohm resistor.
DMC0_UDM	Output	B	none	L	VDD_DMC	Desc: DMC0 Data Mask for Upper Byte Notes: No notes
DMC0_UDQS	InOut	C	none	none	VDD_DMC	Desc: DMC0 Data Strobe for Upper Byte Notes: External weak pull-down required in LPDDR mode
$\overline{\text{DMC0\_UDQS}}$	InOut	C	none	none	VDD_DMC	Desc: DMC0 Data Strobe for Upper Byte (complement) Notes: No notes
DMC0_VREF	a		none	none	VDD_DMC	Desc: DMC0 Voltage Reference Notes: No notes
$\overline{\text{DMC0\_WE}}$	Output	B	none	L	VDD_DMC	Desc: DMC0 Write Enable Notes: No notes
GND	g		none	none		Desc: Ground Notes: No notes
HADC0_VIN0	a	NA	none	none	VDD_HADC	Desc: HADC0 Analog Input at channel 0 Notes: Connect to GND through a resistor if not used <sup>4</sup>
HADC0_VIN1	a	NA	none	none	VDD_HADC	Desc: HADC0 Analog Input at channel 1 Notes: Connect to GND through a resistor if not used <sup>4</sup>
HADC0_VIN2	a	NA	none	none	VDD_HADC	Desc: HADC0 Analog Input at channel 2 Notes: Connect to GND through a resistor if not used <sup>4</sup>
HADC0_VIN3	a	NA	none	none	VDD_HADC	Desc: HADC0 Analog Input at channel 3 Notes: Connect to GND through a resistor if not used <sup>4</sup>
HADC0_VIN4	a	NA	none	none	VDD_HADC	Desc: HADC0 Analog Input at channel 4 Notes: Connect to GND through a resistor if not used <sup>4</sup>
HADC0_VIN5	a	NA	none	none	VDD_HADC	Desc: HADC0 Analog Input at channel 5 Notes: Connect to GND through a resistor if not used <sup>4</sup>
HADC0_VIN6	a	NA	none	none	VDD_HADC	Desc: HADC0 Analog Input at channel 6 Notes: Connect to GND through a resistor if not used <sup>4</sup>

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

**Table 25. ADSP-SC57x/ADSP-2157x Designer Quick Reference (Continued)**

Signal Name	Type	Driver Type	Internal Termination	Reset Drive	Power Domain	Description and Notes
PB_10	InOut	H	none	none	VDD_EXT	Desc: PORTB Position 10 Notes: Connect to VDD_EXT or GND if not used
PB_11	InOut	H	none	none	VDD_EXT	Desc: PORTB Position 11 Notes: Connect to VDD_EXT or GND if not used
PB_12	InOut	H	none	none	VDD_EXT	Desc: PORTB Position 12 Notes: Connect to VDD_EXT or GND if not used
PB_13	InOut	H	none	none	VDD_EXT	Desc: PORTB Position 13 Notes: Connect to VDD_EXT or GND if not used
PB_14	InOut	H	none	none	VDD_EXT	Desc: PORTB Position 14 Notes: Connect to VDD_EXT or GND if not used
PB_15	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: PORTB Position 15 Notes: See note <sup>2</sup>
PC_00	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: PORTC Position 0 Notes: See note <sup>2</sup>
PC_01	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: PORTC Position 1 Notes: See note <sup>2</sup>
PC_02	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: PORTC Position 2 Notes: See note <sup>2</sup>
PC_03	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: PORTC Position 3 Notes: See note <sup>2</sup>
PC_04	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: PORTC Position 4 Notes: See note <sup>2</sup>
PC_05	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: PORTC Position 5 Notes: See note <sup>2</sup>
PC_06	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: PORTC Position 6 Notes: See note <sup>2</sup>
PC_07	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: PORTC Position 7 Notes: See note <sup>2</sup>
PC_08	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: PORTC Position 8 Notes: See note <sup>2</sup>
PC_09	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: PORTC Position 9 Notes: See note <sup>2</sup>
PC_10	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: PORTC Position 10 Notes: See note <sup>2</sup>
PC_11	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: PORTC Position 11 Notes: See note <sup>2</sup>
PC_12	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: PORTC Position 12 Notes: See note <sup>2</sup>
PC_13	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: PORTC Position 13 Notes: See note <sup>2</sup>
PC_14	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: PORTC Position 14 Notes: See note <sup>2</sup>
PC_15	InOut	A	Programmable PullUp <sup>1</sup>	none	VDD_EXT	Desc: PORTC Position 15 Notes: See note <sup>2</sup>

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

## SPECIFICATIONS

For information about product specifications, contact your Analog Devices representative.

### OPERATING CONDITIONS

Parameter	Conditions	Min	Nominal	Max	Unit	
V <sub>DD_INT</sub>	Internal (Core) Supply Voltage	CCLK ≤ 450 MHz	1.05	1.10	1.15	V
		CCLK ≤ 500 MHz	1.10	1.15	1.20	V
V <sub>DD_EXT</sub>	External (I/O) Supply Voltage	3.13	3.3	3.47	V	
V <sub>DD_HADC</sub>	Analog Power Supply Voltage	3.13	3.3	3.47	V	
V <sub>DD_DMC</sub> <sup>1</sup>	DDR2/LPDDR Controller Supply Voltage		1.7	1.8	1.9	V
		DDR3 Controller Supply Voltage	1.425	1.5	1.575	V
V <sub>DD_USB</sub> <sup>2</sup>	USB Supply Voltage	3.13	3.3	3.47	V	
V <sub>DDR_VREF</sub>	DDR2 Reference Voltage Applies to the DMC0_VREF pin	0.49 × V <sub>DD_DMC</sub>	0.50 × V <sub>DD_DMC</sub>	0.51 × V <sub>DD_DMC</sub>	V	
V <sub>HADC_REF</sub> <sup>3</sup>	HADC Reference Voltage	2.5	3.30	V <sub>DD_HADC</sub>	V	
V <sub>HADC0_VINX</sub>	HADC Input Voltage	0		V <sub>HADC_REF</sub> + 0.2	V	
V <sub>IH</sub> <sup>4</sup>	High Level Input Voltage	V <sub>DD_EXT</sub> = 3.47 V			V	
V <sub>IHTWI</sub> <sup>5,6</sup>	High Level Input Voltage	V <sub>DD_EXT</sub> = 3.47 V	0.7 × V <sub>VBUSTWI</sub>	V <sub>VBUSTWI</sub>	V	
V <sub>IL</sub> <sup>4</sup>	Low Level Input Voltage	V <sub>DD_EXT</sub> = 3.13 V		0.8	V	
V <sub>ILTWI</sub> <sup>5,6</sup>	Low Level Input Voltage	V <sub>DD_EXT</sub> = 3.13 V		0.3 × V <sub>VBUSTWI</sub>	V	
V <sub>IL_DDR2</sub> <sup>7</sup>	Low Level Input Voltage	V <sub>DD_DMC</sub> = 1.7 V		V <sub>REF</sub> - 0.25	V	
V <sub>IL_DDR3</sub> <sup>7</sup>	Low Level Input Voltage	V <sub>DD_DMC</sub> = 1.425 V		V <sub>REF</sub> - 0.175	V	
V <sub>IH_DDR2</sub> <sup>7</sup>	High Level Input Voltage	V <sub>DD_DMC</sub> = 1.9 V	V <sub>REF</sub> + 0.25		V	
V <sub>IH_DDR3</sub> <sup>7</sup>	High Level Input Voltage	V <sub>DD_DMC</sub> = 1.575 V	V <sub>REF</sub> + 0.175		V	
V <sub>IL_LPDDR</sub> <sup>8</sup>	Low Level Input Voltage	V <sub>DD_DMC</sub> = 1.7 V		0.2 × V <sub>DD_DMC</sub>	V	
V <sub>IH_LPDDR</sub> <sup>8</sup>	High Level Input Voltage	V <sub>DD_DMC</sub> = 1.9 V	0.8 × V <sub>DD_DMC</sub>		V	
T <sub>J</sub>	Junction Temperature 400-Ball CSP_BGA	T <sub>AMBIENT</sub> = 0°C to +70°C CCLK ≤ 450 MHz	0	95	°C	
T <sub>J</sub>	Junction Temperature 400-Ball CSP_BGA	T <sub>AMBIENT</sub> = -40°C to +100°C CCLK ≤ 450 MHz	-40	+125	°C	
T <sub>J</sub>	Junction Temperature 176-Lead LQFP-EP	T <sub>AMBIENT</sub> = 0°C to +70°C CCLK ≤ 450 MHz	0	90	°C	
T <sub>J</sub>	Junction Temperature 176-Lead LQFP-EP	T <sub>AMBIENT</sub> = -40°C to +105°C CCLK ≤ 450 MHz	-40	+125	°C	
T <sub>J</sub>	Junction Temperature 400-Ball CSP_BGA	T <sub>AMBIENT</sub> = 0°C to +70°C CCLK ≤ 500 MHz	0	100	°C	
T <sub>J</sub>	Junction Temperature 400-Ball CSP_BGA	T <sub>AMBIENT</sub> = -40°C to +95°C CCLK ≤ 500 MHz	-40	+125	°C	
T <sub>J</sub>	Junction Temperature 176-Lead LQFP-EP	T <sub>AMBIENT</sub> = 0°C to +70°C CCLK ≤ 500 MHz	0	95	°C	
T <sub>J</sub>	Junction Temperature 176-Lead LQFP-EP	T <sub>AMBIENT</sub> = -40°C to +100°C CCLK ≤ 500 MHz	-40	+125	°C	

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

Parameter		Conditions	Min	Nominal	Max	Unit
AUTOMOTIVE USE ONLY						
T <sub>J</sub>	Junction Temperature 400-Ball CSP_BGA (Automotive Grade)	T <sub>AMBIENT</sub> = -40°C to +105°C CCLK ≤ 450 MHz	-40		+130 <sup>9</sup>	°C
T <sub>J</sub>	Junction Temperature 176-Lead LQFP-EP (Automotive Grade)	T <sub>AMBIENT</sub> = -40°C to +105°C CCLK ≤ 450 MHz	-40		+125 <sup>9</sup>	°C
T <sub>J</sub>	Junction Temperature 400-Ball CSP_BGA (Automotive Grade)	T <sub>AMBIENT</sub> = -40°C to +105°C CCLK ≤ 500 MHz	-40		+133 <sup>9</sup>	°C
T <sub>J</sub>	Junction Temperature 176-Lead LQFP-EP (Automotive Grade)	T <sub>AMBIENT</sub> = -40°C to +105°C CCLK ≤ 500 MHz	-40		+130 <sup>9</sup>	°C

<sup>1</sup> Applies to DDR2/DDR3/LPDDR signals.

<sup>2</sup> If not used, V<sub>DD\_USB</sub> must be connected to 3.3 V.

<sup>3</sup> V<sub>HADC\_VREF</sub> must always be less than V<sub>DD\_HADC</sub>.

<sup>4</sup> Parameter value applies to all input and bidirectional pins except the TWI, DMC, USB, and MLB pins.

<sup>5</sup> Parameter applies to TWI signals.

<sup>6</sup> TWI signals are pulled up to V<sub>BUSTWI</sub>. See Table 26.

<sup>7</sup> This parameter applies to all DMC0 signals in DDR2/DDR3 mode. V<sub>REF</sub> is the voltage applied to the V<sub>REF\_DMC</sub> pin, nominally V<sub>DD\_DMC</sub>/2.

<sup>8</sup> This parameter applies to DMC0 signals in LPDDR mode.

<sup>9</sup> Automotive application use profile only. Not supported for nonautomotive use. Contact Analog Devices for more information.

**Table 26. TWI\_VSEL Selections and V<sub>DD\_EXT</sub>/V<sub>BUSTWI</sub>**

TWI_VSEL Selections	V <sub>DD_EXT</sub> Nominal	V <sub>BUSTWI</sub>			Unit
		Min	Nominal	Max	
TWI000 <sup>1</sup>	3.30	3.13	3.30	3.47	V
TWI100	3.30	4.75	5.00	5.25	V

<sup>1</sup> Designs must comply with the V<sub>DD\_EXT</sub> and V<sub>BUSTWI</sub> voltages specified for the default TWI\_DT setting for correct JTAG boundary scan operation during reset.

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

Table 28. PLL Operating Conditions

Parameter		Min	Max	Unit
$f_{PLLCLK}$	PLL Clock Frequency	200	1000	MHz




Figure 7. Clock Relationships and Divider Values

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

## Clock and Reset Timing

Table 42 and Figure 9 describe clock and reset operations related to the CGU and RCU. Per the CCLK, SYSCLK, SCLK, DCLK, and OCLK timing specifications in Table 27, combinations of SYS\_CLKIN and clock multipliers must not select clock rates in excess of the maximum instruction rate of the processor.

**Table 42. Clock and Reset Timing**

Parameter		Min	Max	Unit
<i>Timing Requirements</i>				
$f_{CKIN}$	SYS_CLKINx Frequency (Crystal) <sup>1, 2, 3</sup>	20	50	MHz
	SYS_CLKINx Frequency (External CLKIN) <sup>1, 2, 3</sup>	20	50	MHz
$t_{CKINL}$	CLKIN Low Pulse <sup>1</sup>	10		ns
$t_{CKINH}$	CLKIN High Pulse <sup>1</sup>	10		ns
$t_{WRST}$	$\overline{RESET}$ Asserted Pulse Width Low <sup>4</sup>	$11 \times t_{CKIN}$		ns

<sup>1</sup> Applies to PLL bypass mode and PLL nonbypass mode.

<sup>2</sup> The  $t_{CKIN}$  period (see Figure 9) equals  $1/f_{CKIN}$ .

<sup>3</sup> If the CGU\_CTL.DF bit is set, the minimum  $f_{CKIN}$  specification is 40 MHz.

<sup>4</sup> Applies after power-up sequence is complete. See Table 41 and Figure 8 for power-up reset timing.




Figure 9. Clock and Reset Timing

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

## Enhanced Parallel Peripheral Interface (EPPI) Timing

Table 52 and Table 53 and Figure 19 through Figure 27 describe enhanced parallel peripheral interface (EPPI) timing operations. In Figure 19 through Figure 27, POLC[1:0] represents the setting of the EPPI\_CTL register, which sets the sampling/driving edges of the EPPI clock.

When internally generated, the programmed PPI clock ( $f_{PCLKPROG}$ ) frequency in megahertz is set by the following equation where VALUE is a field in the EPPI\_CLKDIV register that can be set from 0 to 65535:

$$f_{PCLKPROG} = \frac{f_{SCLK0}}{(VALUE + 1)}$$

$$t_{PCLKPROG} = \frac{1}{f_{PCLKPROG}}$$

When externally generated, the EPPI\_CLK is called  $f_{PCLKEXT}$ :

$$t_{PCLKEXT} = \frac{1}{f_{PCLKEXT}}$$

**Table 52. Enhanced Parallel Peripheral Interface (EPPI)—Internal Clock**

Parameter		Min	Max	Unit
<i>Timing Requirements</i>				
$t_{SFSPi}$	External FS Setup Before EPPI_CLK	6.5		ns
$t_{HFSPi}$	External FS Hold After EPPI_CLK	0		ns
$t_{SDRPI}$	Receive Data Setup Before EPPI_CLK	6.5		ns
$t_{HDRPI}$	Receive Data Hold After EPPI_CLK	0		ns
$t_{SF3GI}$	External FS3 Input Setup Before EPPI_CLK Fall Edge in Clock Gating Mode	14		ns
$t_{HF3GI}$	External FS3 Input Hold Before EPPI_CLK Fall Edge in Clock Gating Mode	0		ns
<i>Switching Characteristics</i>				
$t_{PCLKW}$	EPPI_CLK Width <sup>1</sup>	$0.5 \times t_{PCLKPROG} - 1.5$		ns
$t_{PCLK}$	EPPI_CLK Period <sup>1</sup>	$t_{PCLKPROG} - 1.5$		ns
$t_{DFSPi}$	Internal FS Delay After EPPI_CLK		3.6	ns
$t_{HOFSPi}$	Internal FS Hold After EPPI_CLK	-0.72		ns
$t_{DDTPI}$	Transmit Data Delay After EPPI_CLK		3.5	ns
$t_{HDTPI}$	Transmit Data Hold After EPPI_CLK	-0.5		ns

<sup>1</sup> See Table 27 for details on the minimum period that can be programmed for  $t_{PCLKPROG}$ .

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

Table 64. SPI2 Port—Master Timing<sup>1</sup>

Parameter		Min	Max	Unit
<i>Timing Requirements</i>				
$t_{SSPIDM}$	Data Input Valid to SPIx_CLK Edge (Data Input Setup)	2.7		ns
$t_{HSPIDM}$	SPIx_CLK Sampling Edge to Data Input Invalid	0.75		ns
<i>Switching Characteristics</i>				
$t_{SDSCIM}$	$\overline{SPIx\_SEL}$ low to First SPI_CLK Edge for CPHA = 1 <sup>2</sup>	$t_{SPICLKPROG} - 5$		ns
	$\overline{SPIx\_SEL}$ low to First SPI_CLK Edge for CPHA = 0 <sup>2</sup>	$1.5 \times t_{SPICLKPROG} - 5$		ns
$t_{SPICHM}$	SPIx_CLK High Period <sup>3</sup>	$0.5 \times t_{SPICLKPROG} - 1.5$		ns
$t_{SPICLM}$	SPIx_CLK Low Period <sup>3</sup>	$0.5 \times t_{SPICLKPROG} - 1.5$		ns
$t_{SPICLK}$	SPIx_CLK Period <sup>3</sup>	$t_{SPICLKPROG} - 1.5$		ns
$t_{HDSM}$	Last SPIx_CLK Edge to $\overline{SPIx\_SEL}$ High for CPHA = 1 <sup>2</sup>	$1.5 \times t_{SPICLKPROG} - 5$		ns
	Last SPIx_CLK Edge to $\overline{SPIx\_SEL}$ High for CPHA = 0 <sup>2</sup>	$t_{SPICLKPROG} - 5$		ns
$t_{SPITDM}$	Sequential Transfer Delay <sup>2, 4</sup>	$t_{SPICLKPROG} - 1.5$		ns
$t_{DDSPIDM}$	SPIx_CLK Edge to Data Out Valid (Data Out Delay)		3.17	ns
$t_{HDSPIDM}$	SPIx_CLK Edge to Data Out Invalid (Data Out Hold)	-2.4		ns

<sup>1</sup>All specifications apply to SPI2 only.

<sup>2</sup>Specification assumes the LEADX and LAGX bits in the SPI\_DLY register are 1.

<sup>3</sup>See Table 27 for details on the minimum period that may be programmed for  $t_{SPICLKPROG}$ .

<sup>4</sup>Applies to sequential mode with STOP  $\geq 1$ .




Figure 36. SPI Port—Master Timing

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

Table 66. SPI2 Port—Slave Timing<sup>1</sup>

Parameter	Min	Max	Unit
<i>Timing Requirements</i>			
$t_{SPICHS}$ SPIx_CLK High Period <sup>2</sup>	$0.5 \times t_{SPICLKEXT} - 1.5$		ns
$t_{SPICLS}$ SPIx_CLK Low Period <sup>2</sup>	$0.5 \times t_{SPICLKEXT} - 1.5$		ns
$t_{SPICLK}$ SPIx_CLK Period <sup>2</sup>	$t_{SPICLKEXT} - 1.5$		ns
$t_{HDS}$ Last SPIx_CLK Edge to $\overline{SPIx\_SS}$ Not Asserted	5		ns
$t_{SPITDS}$ Sequential Transfer Delay	$t_{SPICLKEXT} - 1.5$		ns
$t_{SDSCI}$ $\overline{SPIx\_SS}$ Assertion to First SPIx_CLK Edge	10.5		ns
$t_{SSPID}$ Data Input Valid to SPIx_CLK Edge (Data Input Setup)	2		ns
$t_{HSPID}$ SPIx_CLK Sampling Edge to Data Input Invalid	1.6		ns
<i>Switching Characteristics</i>			
$t_{DSOE}$ $\overline{SPIx\_SS}$ Assertion to Data Out Active	0	14	ns
$t_{DSDHI}$ $\overline{SPIx\_SS}$ Deassertion to Data High Impedance	0	11.5	ns
$t_{DDSPID}$ SPIx_CLK Edge to Data Out Valid (Data Out Delay)		14	ns
$t_{HDSPID}$ SPIx_CLK Edge to Data Out Invalid (Data Out Hold)	1.5		ns

<sup>1</sup>All specifications apply to SPI2 only.

<sup>2</sup>This specification indicates the minimum instantaneous width or period that can be tolerated due to duty cycle variation or jitter on the external SPIx\_CLK. For the external SPIx\_CLK ideal maximum frequency, see the  $t_{SPICLKEXT}$  specification in Table 27.




Figure 37. SPI Port—Slave Timing

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

## SPI Port—Open Drain Mode (ODM) Timing

In Figure 39 and Figure 40, the outputs can be SPIx\_MOSI, SPIx\_MISO, SPIx\_D2, and/or SPIx\_D3, depending on the mode of operation. CPOL and CPHA are configuration bits in the SPI\_CTL register.

Table 68. SPI Port—ODM Master Mode Timing<sup>1</sup>

Parameter	Min	Max	Unit
Switching Characteristics			
$t_{\text{HDSPIODMM}}$ SPIx_CLK Edge to High Impedance from Data Out Valid	-1.1		ns
$t_{\text{DDSPIODMM}}$ SPIx_CLK Edge to Data Out Valid from High Impedance	-1	6	ns

<sup>1</sup>All specifications apply to all three SPIs.




Figure 39. ODM Master Mode

Table 69. SPI Port—ODM Slave Mode<sup>1</sup>

Parameter	Min	Max	Unit
Timing Requirements			
$t_{\text{HDSPIODMS}}$ SPIx_CLK Edge to High Impedance from Data Out Valid	0		ns
$t_{\text{DDSPIODMS}}$ SPIx_CLK Edge to Data Out Valid from High Impedance		11	ns

<sup>1</sup>All specifications apply to all three SPIs.




Figure 40. ODM Slave Mode

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

## 10/100 EMAC Timing

Table 79 through Table 83 and Figure 49 through Figure 53 describe the MII and RMI EMAC operations.

Table 79. 10/100 EMAC Timing: MII Receive Signal

Parameter <sup>1</sup>	V <sub>DDEXT</sub> 3.3V Nominal		Unit
	Min	Max	
<i>Timing Requirements</i>			
t <sub>ERXCLKF</sub>	ETH0_RXCLK_REFCLK Frequency (f <sub>SCLK</sub> = SCLK Frequency)		MHz
t <sub>ERXCLKW</sub>	ETH0_RXCLK_REFCLK Width (t <sub>ERXCLK</sub> = ETH0_RXCLK_REFCLK Period)		ns
t <sub>ERXCLKIS</sub>	Rx Input Valid to ETH0_RXCLK_REFCLK Rising Edge (Data In Setup)		ns
t <sub>ERXCLKIH</sub>	ETH0_RXCLK_REFCLK Rising Edge to Rx Input Invalid (Data In Hold)		ns

<sup>1</sup>MII inputs synchronous to ETH0\_RXCLK\_REFCLK are ETH0\_RXD3-0, ETH0\_RXCTL\_RXDV, and ETH0\_RXERR.




Figure 49. 10/100 EMAC Timing: MII Receive Signal

Table 80. 10/100 EMAC Timing: MII Transmit Signal

Parameter <sup>1</sup>	V <sub>DDEXT</sub> 3.3V Nominal		Unit
	Min	Max	
<i>Timing Requirements</i>			
t <sub>ETXCLKF</sub>	ETH0_TXCLK Frequency (f <sub>SCLK</sub> = SCLK Frequency)		MHz
t <sub>ETXCLKW</sub>	ETH0_TXCLK Width (t <sub>ETXCLK</sub> = ETH0_TXCLK Period)		ns
<i>Switching Characteristics</i>			
t <sub>ETXCLKOV</sub>	ETH0_TXCLK Rising Edge to Tx Output Valid (Data Out Valid)		ns
t <sub>ETXCLKOH</sub>	ETH0_TXCLK Rising Edge to Tx Output Invalid (Data Out Hold)		ns

<sup>1</sup>MII outputs synchronous to ETH0\_TXCLK are ETH0\_TXD3-0.




Figure 50. 10/100 EMAC Timing: MII Transmit Signal

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

Table 83. 10/100/1000 EMAC Timing—RMII and RGMII Station Management

Parameter <sup>1</sup>	Min	Max	Unit
<i>Timing Requirements</i>			
$t_{MDIOS}$ ETH0_MDIO Input Valid to ETH0_MDC Rising Edge (Setup)	12.6		ns
$t_{MDCIH}$ ETH0_MDC Rising Edge to ETH0_MDIO Input Invalid (Hold)	0		ns
<i>Switching Characteristics</i>			
$t_{MDCOV}$ ETH0_MDC Falling Edge to ETH0_MDIO Output Valid		$t_{SCLK0} + 2$	ns
$t_{MDCOH}$ ETH0_MDC Falling Edge to ETH0_MDIO Output Invalid (Hold)	$t_{SCLK0} - 2.9$		ns

<sup>1</sup>ETH0\_MDC/ETH0\_MDIO is a 2-wire serial bidirectional port for controlling one or more external PHYs. ETH0\_MDC is an output clock with a minimum period that is programmable as a multiple of the system clock SCLK0. ETH0\_MDIO is a bidirectional data line.




Figure 53. 10/100/1000 Ethernet MAC Controller Timing—RMII and RGMII Station Management




Figure 64. MLB 6-Pin Disable and Enable Turnaround Times

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

## Program Trace Macrocell (PTM) Timing

Table 94 and Figure 66 provide I/O timing related to the PTM.

Table 94. Trace Timing

Parameter		Min	Max	Unit
<i>Switching Characteristics</i>				
$t_{DTRD}$	TRACE Data Delay From Trace Clock Maximum		$0.5 \times t_{SCLK0} + 4$	ns
$t_{HTRD}$	TRACE Data Hold From Trace Clock Minimum	$0.5 \times t_{SCLK0} - 2.2$		ns
$t_{PTRCK}$	TRACE Clock Period Minimum	$2 \times t_{SCLK0} - 1$		ns




Figure 66. Trace Timing

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

## ADSP-SC57X/ADSP-2157X 176-LEAD LQFP LEAD ASSIGNMENTS (ALPHABETICAL BY PIN NAME)

Pin Name	Lead No.	Pin Name	Lead No.	Pin Name	Lead No.	Pin Name	Lead No.
DAIO_PIN01	123	PA_01	79	PC_15	12	VDD_EXT	149
DAIO_PIN02	127	PA_02	77	PD_00	67	VDD_EXT	152
DAIO_PIN03	121	PA_03	76	PD_01	64	VDD_EXT	158
DAIO_PIN04	122	PA_04	75	PD_02	63	VDD_EXT	160
DAIO_PIN05	120	PA_05	74	PD_03	62	VDD_EXT	164
DAIO_PIN06	118	PA_06	70	PD_04	61	VDD_EXT	167
DAIO_PIN07	119	PA_07	69	PD_05	51	VDD_EXT	171
DAIO_PIN08	117	PA_08	68	PD_06	50	VDD_HADC	90
DAIO_PIN09	116	PA_09	13	PD_07	49	VDD_INT	01
DAIO_PIN10	113	PA_10	10	PD_08	48	VDD_INT	03
DAIO_PIN11	112	PA_11	11	PD_09	43	VDD_INT	07
DAIO_PIN12	111	PA_12	08	PD_10	42	VDD_INT	14
DAIO_PIN13	110	PA_13	06	PD_11	41	VDD_INT	16
DAIO_PIN14	108	PA_14	05	PD_12	40	VDD_INT	30
DAIO_PIN15	107	PA_15	04	PD_13	37	VDD_INT	39
DAIO_PIN16	106	PB_00	174	PD_14	36	VDD_INT	47
DAIO_PIN17	105	PB_01	173	PD_15	35	VDD_INT	52
DAIO_PIN18	102	PB_02	172	SYS_BMODE0	86	VDD_INT	59
DAIO_PIN19	101	PB_03	169	SYS_BMODE1	87	VDD_INT	66
DAIO_PIN20	100	PB_04	168	SYS_CLKINO	154	VDD_INT	72
GND	02	PB_05	166	SYS_CLKOUT	157	VDD_INT	73
GND	15	PB_06	165	SYS_FAULT $\bar{}$	85	VDD_INT	82
GND	44	PB_07	162	SYS_HWRST $\bar{}$	151	VDD_INT	88
GND	45	PB_08	161	SYS_RESOUT $\bar{}$	81	VDD_INT	98
GND	65	PB_09	159	SYS_XTAL0	155	VDD_INT	103
GND	83	PB_10	148	TWI0_SCL	54	VDD_INT	109
GND	89	PB_11	146	TWI0_SDA	53	VDD_INT	114
GND	97	PB_12	144	TWI1_SCL	56	VDD_INT	124
GND	99	PB_13	142	TWI1_SDA	55	VDD_INT	129
GND	125	PB_14	141	TWI2_SCL	58	VDD_INT	130
GND	131	PB_15	128	TWI2_SDA	57	VDD_INT	132
GND	133	PC_00	34	VDD_EXT	09	VDD_INT	134
GND	176	PC_01	33	VDD_EXT	21	VDD_INT	139
GND	177 <sup>1</sup>	PC_02	32	VDD_EXT	31	VDD_INT	145
HADC0_VIN0	91	PC_03	29	VDD_EXT	38	VDD_INT	150
HADC0_VIN1	92	PC_04	28	VDD_EXT	46	VDD_INT	156
HADC0_VIN2	94	PC_05	27	VDD_EXT	60	VDD_INT	163
HADC0_VIN3	95	PC_06	26	VDD_EXT	71	VDD_INT	170
HADC0_VREFN	93	PC_07	25	VDD_EXT	78	VDD_INT	175
HADC0_VREFP	96	PC_08	24	VDD_EXT	84		
JTG_TCK	135	PC_09	23	VDD_EXT	104		
JTG_TDI	137	PC_10	22	VDD_EXT	115		
JTG_TDO	136	PC_11	20	VDD_EXT	126		
JTG_TMS	138	PC_12	19	VDD_EXT	140		
JTG_TRST $\bar{}$	153	PC_13	18	VDD_EXT	143		
PA_00	80	PC_14	17	VDD_EXT	147		

<sup>1</sup> Pin 177 is the GND supply (see [Figure 91](#)) for the processor; this pad must connect to GND.

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

## AUTOMOTIVE PRODUCTS

The following models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models; therefore, designers should review the [Specifications](#) section of

this data sheet carefully. Only the automotive grade products shown in [Table 99](#) are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

**Table 99. Automotive Products**

Model <sup>1, 2, 3</sup>	Processor Instruction Rate (Max)	ARM Instruction Rate (Max) <sup>4</sup>	Temperature Range <sup>5</sup>	ARM Cores <sup>4</sup>	SHARC+ Cores	External Memory Ports	Package Description	Package Option
AD21571WCSWZ4xx	450 MHz	N/A	-40°C to +105°C	N/A	2	0	176-Lead LQFP_EP	SW-176-5
AD21571WCSWZ5xx	500 MHz	N/A	-40°C to +105°C	N/A	2	0	176-Lead LQFP_EP	SW-176-5
AD21573WCBCZ4xx	450 MHz	N/A	-40°C to +105°C	N/A	2	1	Pad 400-Ball CSP_BGA	BC-400-2
AD21573WCBCZ5xx	500 MHz	N/A	-40°C to +105°C	N/A	2	1	Pad 400-Ball CSP_BGA	BC-400-2
ADSC570WCSWZ42xx	450 MHz	225 MHz	-40°C to +105°C	1	1	0	176-Lead LQFP_EP	SW-176-5
ADSC570WCSWZ4xx	450 MHz	450 MHz	-40°C to +105°C	1	1	0	176-Lead LQFP_EP	SW-176-5
ADSC571WCSWZ3xx	300 MHz	300 MHz	-40°C to +105°C	1	2	0	176-Lead LQFP_EP	SW-176-5
ADSC571WCSWZ4xx	450 MHz	450 MHz	-40°C to +105°C	1	2	0	176-Lead LQFP_EP	SW-176-5
ADSC571WCSWZ5xx	500 MHz	500 MHz	-40°C to +105°C	1	2	0	176-Lead LQFP_EP	SW-176-5
ADSC572WCBCZ42xx	450 MHz	225 MHz	-40°C to +105°C	1	1	1	Pad 400-Ball CSP_BGA	BC-400-2
ADSC572WCBCZ4xx	450 MHz	450 MHz	-40°C to +105°C	1	1	1	Pad 400-Ball CSP_BGA	BC-400-2
ADSC573WCBCZ3xx	300 MHz	300 MHz	-40°C to +105°C	1	2	1	Pad 400-Ball CSP_BGA	BC-400-2
ADSC573WCBCZ4xx	450 MHz	450 MHz	-40°C to +105°C	1	2	1	Pad 400-Ball CSP_BGA	BC-400-2
ADSC573WCBCZ5xx	500 MHz	500 MHz	-40°C to +105°C	1	2	1	Pad 400-Ball CSP_BGA	BC-400-2

<sup>1</sup>Z = RoHS Compliant Part.

<sup>2</sup>xx denotes the current die revision.

<sup>3</sup>For evaluation of all models, order the ADZS-SC573-EZLITE evaluation board.

<sup>4</sup>N/A means not applicable.

<sup>5</sup>Referenced temperature is ambient temperature. The ambient temperature is not a specification. Please see the [Operating Conditions](#) section for the junction temperature (T<sub>J</sub>) specification which is the only temperature specification.

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

I<sup>2</sup>C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).