

Welcome to [E-XFL.COM](#)

### **Understanding Embedded - DSP (Digital Signal Processors)**

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

### **Applications of Embedded - DSP (Digital Signal Processors)**

#### **Details**

Product Status	Active
Type	Fixed/Floating Point
Interface	CAN, EBI/EMI, Ethernet, DAI, I <sup>2</sup> C, MMC/SD/SDIO, SPI, SPORT, UART/USART, USB OTG
Clock Rate	300MHz, 300MHz
Non-Volatile Memory	External
On-Chip RAM	2MB
Voltage - I/O	3.30V
Voltage - Core	1.10V
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	400-LFBGA, CSPBGA
Supplier Device Package	400-CSPBGA (17x17)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/analog-devices/adsp-sc573kbcz-3">https://www.e-xfl.com/product-detail/analog-devices/adsp-sc573kbcz-3</a>

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

## Generic Interrupt Controller (GIC), PL390 (ADSP-SC57x Only)

The generic interrupt controller (GIC) is a centralized resource for supporting and managing interrupts. The GIC splits into the distributor block (GICPORT0) and the central processing unit (CPU) interface block (GICPORT1).

### Generic Interrupt Controller Port0 (GICPORT0)

The GICPORT0 distributor block performs interrupt prioritization and distribution to the GICPORT1 CPU interface blocks that connect to the processors in the system. It centralizes all interrupt sources, determines the priority of each interrupt, and forwards the interrupt with the highest priority to the interface, for priority masking and preemption handling.

### Generic Interrupt Controller Port1 (GICPORT1)

The GICPORT1 CPU interface block performs priority masking and preemption handling for a connected processor in the system. GICPORT1 supports 8 software generated interrupts (SGIs) and 212 shared peripheral interrupts (SPIs).

## L2 Cache Controller, PL310 (ADSP-SC57x Only)

The Level 2 (L2) cache controller, PL310 (see [Figure 2](#)), works efficiently with the ARM Cortex-A5 processors that implement system fabric. The cache controller directly interfaces on the data and instruction interface. The internal pipelining of the cache controller is optimized to enable the processors to operate at the same clock frequency. The cache controller supports the following:

- Two read/write 64-bit slave ports, one connected to the ARM Cortex-A5 instruction and data interfaces, and one connecting the ARM Cortex-A5 and SHARC+ cores for data coherency.
- Two read/write 64-bit master ports for interfacing with the system fabric.

## SHARC PROCESSOR

[Figure 3](#) shows the SHARC processor integrates a SHARC+ SIMD core, L1 memory crossbar, I/D cache controller, L1 memory blocks, and the master/slave ports. [Figure 4](#) shows the SHARC+ SIMD core block diagram.

The SHARC processor supports a modified Harvard architecture in combination with a hierarchical memory structure. L1 memories typically operate at the full processor speed with little or no latency.




Figure 3. SHARC Processor Block Diagram

## Cyclic Redundant Code (CRC) Protected Memories

While parity bit and ECC protection mainly protect against random soft errors in L1 and L2 memory cells, the cyclic redundant code (CRC) engines can protect against systematic errors (pointer errors) and static content (instruction code) of L1, L2, and even Level 3 (L3) memories (DDR2, LPDDR). The processors feature two CRC engines that are embedded in the memory to memory DMA controllers.

CRC checksums can be calculated or compared automatically during memory transfers, or one or multiple memory regions can be continuously scrubbed by a single DMA work unit as per DMA descriptor chain instructions. The CRC engine also protects data loaded during the boot process.

## Signal Watchdogs

The eight general-purpose (GP) timers feature modes to monitor off-chip signals. The watchdog period mode monitors whether external signals toggle with a period within an expected range.

The watchdog width mode monitors whether the pulse widths of external signals are within an expected range. Both modes help detect undesired toggling or lack of toggling of system level signals.

## System Event Controller (SEC)

Besides system events, the system event controller (SEC) further supports fault management including fault action configuration as timeout, internal indication by system interrupt, or external indication through the `SYS_FAULT` pin and system reset.

## Memory Error Controller (MEC)

The memory error controller (MEC) manages memory parity/ECC errors and warnings from the cores and peripherals and sends out interrupts and triggers.

## PROCESSOR PERIPHERALS

The following sections describe the peripherals of the ADSP-SC57x/ADSP-2157x processors.

### Dynamic Memory Controller (DMC)

The 16-bit dynamic memory controller (DMC) interfaces to

- LPDDR1 (JESD209A) maximum frequency 200 MHz, DDRCLK (64 Mb to 2 Gb)
- DDR2 (JESD79-2E) maximum frequency 400 MHz, DDRCLK (256 Mb to 4 Gb)
- DDR3 (JESD79-3E) maximum frequency 450 MHz, DDRCLK (512 Mb to 8 Gb)
- DDR3L (1.5 V compatible only) maximum frequency 450 MHz, DDRCLK (512 Mb to 8 Gb)

See [Table 8](#) for the DMC memory map.

### Digital Audio Interface (DAI)

The processors support one mirrored digital audio interface (DAI) unit. The DAI can connect various peripherals to any of the DAI pins (DAI\_PIN20–DAI\_PIN01).

The application code makes these connections using the signal routing unit (SRU), shown in [Figure 1](#).

The SRU is a matrix routing unit (or group of multiplexers) that enables the peripherals provided by the DAI to interconnect under software control. This functionality allows easy use of the DAI associated peripherals for a wider variety of applications by using a larger set of algorithms than is possible with nonconfigurable signal paths.

The DAI includes the peripherals described in the following sections (SPORTs, ASRC, S/PDIF, and PCG). DAI Pin Buffers 20 and 19 can change the polarity of the input signals. Most signals of the peripherals belonging to different DAIs cannot be interconnected, with few exceptions.

The DAI\_PINx pin buffers can also be used as GPIO pins. DAI input signals allow the triggering of interrupts on the rising edge, falling edge, or both.

See the Digital Audio Interface (DAI) chapter of the [ADSP-SC57x/ADSP-2157x SHARC+ Processor Hardware Reference](#) for complete information on the use of the DAIs and SRUs.

### Serial Port (SPORT)

The processors feature four synchronous full serial ports (SPORTs). These ports provide an inexpensive interface to a wide variety of digital and mixed-signal peripheral devices. These devices include Analog Devices AD19xx and ADAU19xx family of audio codecs, analog-to-digital converters (ADCs) and digital-to-analog converters (DACs). Two data lines, a clock, and frame sync make up the serial ports. The data lines can be programmed to either transmit or receive data and each data line has a dedicated DMA channel.

An individual full SPORT module consists of two independently configurable SPORT halves with identical functionality. Two bidirectional data lines—primary (0) and secondary (1)—are available per SPORT half and are configurable as either transmitters or receivers. Therefore, each SPORT half permits two unidirectional streams into or out of the same SPORT. This bidirectional functionality provides greater flexibility for serial communications. For full-duplex configuration, one half SPORT provides two transmit signals, while the other half SPORT provides the two receive signals. The frame sync and clock are shared.

Serial ports operate in the following six modes:

- Standard DSP serial mode
- Multichannel time division multiplexing (TDM) mode
- I<sup>2</sup>S mode
- Packed I<sup>2</sup>S mode
- Left justified mode
- Right justified mode

### Asynchronous Sample Rate Converter (ASRC)

The asynchronous sample rate converter (ASRC) contains four ASRC blocks. It is the same core in the [AD1896](#) 192 kHz stereo asynchronous sample rate converter. The ASRC provides up to 140 dB signal-to-noise ratio (SNR). The ASRC block performs

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

synchronous or asynchronous sample rate conversion across independent stereo channels, without using internal processor resources. The ASRC blocks can also be configured to operate together to convert multichannel audio data without phase mismatches. Finally, the ASRC can clean up audio data from jittery clock sources such as the S/PDIF receiver.

## **S/PDIF-Compatible Digital Audio Receiver/Transmitter**

The Sony/Philips Digital Interface Format (S/PDIF) is a standard audio data transfer format that allows the transfer of digital audio signals from one device to another without converting them to an analog signal. There is one S/PDIF transmit/receive block on the processor. The digital audio interface carries three types of information: audio data, nonaudio data (compressed data), and timing information.

The S/PDIF interface supports one stereo channel or compressed audio streams. The S/PDIF transmitter and receiver are AES3 compliant and support the sample rate from 24 KHz to 192 KHz. The S/PDIF receiver supports professional jitter standards.

The S/PDIF receiver/transmitter has no separate DMA channels. It receives audio data in serial format and converts it into a biphase encoded signal. The serial data input to the receiver/transmitter can be formatted as left justified, I<sup>2</sup>S, or right justified with word widths of 16, 18, 20, or 24 bits. The serial data, clock, and frame sync inputs to the S/PDIF receiver/transmitter are routed through the signal routing unit (SRU). They can come from various sources, such as the SPORTs, external pins, and the precision clock generators (PCGs), and are controlled by the SRU control registers.

## **Precision Clock Generators (PCG)**

The precision clock generators (PCG) consist of two units located in the DAI block. The PCG can generate a pair of signals (clock and frame sync) derived from a clock input signal (CLKIN, SCLK0, or DAI pin buffer). Both units are identical in functionality and operate independently of each other. The two signals generated by each unit are normally used as a serial bit clock/frame sync pair.

## **Enhanced Parallel Peripheral Interface (EPPI)**

The processors provide an enhanced parallel peripheral interface (EPPI) that supports data widths up to 16 bits for the BGA package and 12 bits for the LQFP package. The EPPI supports direct connection to thin film transistor (TFT) LCD panels, parallel ADCs and DACs, video encoders and decoders, image sensor modules, and other general-purpose peripherals.

The features supported in the EPPI module include the following:

- Programmable data length of 8 bits, 10 bits, 12 bits, 14 bits, and 16 bits per clock.
- Various framed, nonframed, and general-purpose operating modes. Frame syncs can be generated internally or can be supplied by an external device.

- ITU-656 status word error detection and correction for ITU-656 receive modes and ITU-656 preamble and status word decoding.
- Optional packing and unpacking of data to/from 32 bits from/to 8 bits and 16 bits. If packing/unpacking is enabled, configure endianness to change the order of packing/unpacking of bytes or words.
- RGB888 can be converted to RGB666 or RGB565 for transmit modes.
- Various deinterleaving/interleaving modes for receiving or transmitting 4:2:2 YCrCb data.
- Configurable LCD data enable output available on Frame Sync 3.

## **Universal Asynchronous Receiver/Transmitter (UART) Ports**

The processors provide three full-duplex universal asynchronous receiver/transmitter (UART) ports, fully compatible with PC standard UARTs. Each UART port provides a simplified UART interface to other peripherals or hosts, supporting full-duplex, DMA supported, asynchronous transfers of serial data. A UART port includes support for five to eight data bits as well as no parity, even parity, or odd parity.

Optionally, an additional address bit can be transferred to interrupt only addressed nodes in multidrop bus (MDB) systems. A frame is terminated by a configurable number of stop bits.

The UART ports support automatic hardware flow control through the clear to send (CTS) input and request to send (RTS) output with programmable assertion first in, first out (FIFO) levels.

To help support the Local Interconnect Network (LIN) protocols, a special command causes the transmitter to queue a break command of programmable bit length into the transmit buffer. Similarly, the number of stop bits can be extended by a programmable interframe space.

## **Serial Peripheral Interface (SPI) Ports**

The processors have three industry-standard SPI-compatible ports that allow the processors to communicate with multiple SPI-compatible devices.

The baseline SPI peripheral is a synchronous, 4-wire interface consisting of two data pins, one device select pin, and a gated clock pin. The two data pins allow full-duplex operation to other SPI-compatible devices. An extra two (optional) data pins are provided to support quad-SPI operation. Enhanced modes of operation, such as flow control, fast mode, and dual-I/O mode (DIOM), are also supported. DMA mode allows for transferring several words with minimal central processing unit (CPU) interaction.

With a range of configurable options, the SPI ports provide a glueless hardware interface with other SPI-compatible devices in master mode, slave mode, and multimaster environments. The SPI peripheral includes programmable baud rates, clock phase, and clock polarity. The peripheral can operate in a multi-master environment by interfacing with several other devices,

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

**Table 11.** ADSP-SC57x/ADSP-2157x Detailed Signal Descriptions (Continued)

Signal Name	Direction	Description
DMC_UDQS	InOut	<b>Data Strobe for Upper Byte (Complement).</b> Complement of DMC_UDQS. Not used in single-ended mode.
DMC_VREF	Input	<b>Voltage Reference.</b> Connects to half of the VDD_DMC voltage. Applies to the DMC0_VREF pin.
DMC_WE	Output	<b>Write Enable.</b> Defines the operation for external dynamic memory to perform in conjunction with other DMC command signals. Connect to the WE input of dynamic memory.
ETH_COL	Input	<b>MII Collision Detect.</b> Collision detect input signal valid only in MII.
ETH_CRS	Input	<b>MII Carrier Sense.</b> Asserted by the PHY when either the transmit or receive medium is not idle. Deasserted when both are idle. This signal is not used in RMII/RGMII modes.
ETH_MDC	Output	<b>Management Channel Clock.</b> Clocks the MDC input of the PHY for RMII/RGMII.
ETH_MDIO	InOut	<b>Management Channel Serial Data.</b> Bidirectional data bus for PHY control for RMII/RGMII.
ETH_PTPAUXIN[n]	Input	<b>PTP Auxiliary Trigger Input.</b> Assert this signal to take an auxiliary snapshot of the time and store it in the auxiliary time stamp FIFO.
ETH_PTPCLKIN[n]	Input	<b>PTP Clock Input.</b> Optional external PTP clock input.
ETH_PTPPPS[n]	Output	<b>PTP Pulse Per Second Output.</b> When the advanced time stamp feature enables, this signal is asserted based on the PPS mode selected. Otherwise, this signal is asserted every time the seconds counter is incremented.
ETH_RXCLK_REFCLK	InOut	<b>RXCLK (10/100/1000) or REFCLK (10/100).</b>
ETH_RXCTL_RXDV	InOut	<b>RXCTL (10/100/1000) or RXDV (10/100).</b> In RGMII mode, RX_CTL multiplexes receive data valid and receiver error. In RMII mode, RXDV is carrier sense and receive data valid (CRS_DV), multiplexed on alternating clock cycles. In MII mode, RXDV is receive data valid (RX_DV), asserted by the PHY when the data on ETH_RXD[n] is valid.
ETH_RXD[n]	Input	<b>Receive Data n.</b> Receive data bus.
ETH_RXERR	Input	<b>Receive Error.</b>
ETH_TXCLK	Input	<b>Reference Clock.</b> Externally supplied Ethernet clock
ETH_TXCTL_TXEN	InOut	<b>TXCTL (10/100/1000) or TXEN (10/100).</b>
ETH_TXD[n]	Output	<b>Transmit Data n.</b> Transmit data bus.
HADC_EOC_DOUT	Output	<b>End of Conversion/Serial Data Out.</b> Transitions high for one cycle of the HADC internal clock at the end of every conversion. Alternatively, HADC serial data out can be seen by setting the appropriate bit in HADC_CTL.
HADC_VIN[n]	Input	<b>Analog Input at Channel n.</b> Analog voltage inputs for digital conversion.
HADC_VREFN	Input	<b>Ground Reference for ADC.</b> Connect to an external voltage reference that meets data sheet specifications.
HADC_VREFF	Input	<b>External Reference for ADC.</b> Connect to an external voltage reference that meets data sheet specifications.
JTG_TCK	Input	<b>JTAG Clock.</b> JTAG test access port clock.
JTG_TDI	Input	<b>JTAG Serial Data In.</b> JTAG test access port data input.
JTG_TDO	Output	<b>JTAG Serial Data Out.</b> JTAG test access port data output.
JTG_TMS	Input	<b>JTAG Mode Select.</b> JTAG test access port mode select.
JTG_TRST	Input	<b>JTAG Reset.</b> JTAG test access port reset.
LP_ACK	InOut	<b>Acknowledge.</b> Provides handshaking. When the link port is configured as a receiver, ACK is an output. When the link port is configured as a transmitter, ACK is an input.
LP_CLK	InOut	<b>Clock.</b> When the link port is configured as a receiver, CLK is an input. When the link port is configured as a transmitter, CLK is an output.
LP_D[n]	InOut	<b>Data n.</b> Data bus. Input when receiving, output when transmitting.
MLB_CLK	InOut	<b>Single Ended Clock.</b>
MLB_CLKN	InOut	<b>Differential Clock (-).</b>
MLB_CLKOUT	InOut	<b>Single Ended Clock Out.</b>
MLB_CLKP	InOut	<b>Differential Clock (+).</b>
MLB_DAT	InOut	<b>Single Ended Data.</b>

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

**Table 12.** ADSP-SC57x/ADSP-2157x 400-Ball CSP\_BGA Signal Descriptions (Continued)

Signal Name	Description	Port	Pin Name
SPI2_SEL2	SPI2 Slave Select Output 2	F	PF_10
SPI2_SEL3	SPI2 Slave Select Output 3	C	PC_00
SPI2_SEL4	SPI2 Slave Select Output 4	D	PD_08
SPI2_SEL5	SPI2 Slave Select Output 5	A	PA_15
SPI2_SEL6	SPI2 Slave Select Output n	A	PA_10
SPI2_SEL7	SPI2 Slave Select Output n	B	PB_07
SPI2_SS	SPI2 Slave Select Input	B	PB_15
SYS_BMODE0	Boot Mode Control n	Not Muxed	SYS_BMODE0
SYS_BMODE1	Boot Mode Control n	Not Muxed	SYS_BMODE1
SYS_BMODE2	Boot Mode Control n	Not Muxed	SYS_BMODE2
SYS_CLKIN0	Clock/Crystal Input	Not Muxed	SYS_CLKIN0
SYS_CLKIN1	Clock/Crystal Input	Not Muxed	SYS_CLKIN1
SYS_CLKOUT	Processor Clock Output	Not Muxed	SYS_CLKOUT
SYS_FAULT	Active-High Fault Output	Not Muxed	SYS_FAULT
SYS_FAULT	Active-Low Fault Output	Not Muxed	SYS_FAULT
SYS_HWRST	Processor Hardware Reset Control	Not Muxed	SYS_HWRST
SYS_RESET	Reset Output	Not Muxed	SYS_RESET
SYS_XTAL0	Crystal Output	Not Muxed	SYS_XTAL0
SYS_XTAL1	Crystal Output	Not Muxed	SYS_XTAL1
TM0_ACI0	TIMERO Alternate Capture Input 0	F	PF_09
TM0_ACI1	TIMERO Alternate Capture Input 1	F	PF_11
TM0_ACI2	TIMERO Alternate Capture Input 2	C	PC_12
TM0_ACI3	TIMERO Alternate Capture Input 3	C	PC_14
TM0_ACI4	TIMERO Alternate Capture Input 4	C	PC_13
TM0_ACI5	TIMERO Alternate Capture Input 5	Not Applicable	DAI0_PIN04 <sup>1</sup>
TM0_ACI6	TIMERO Alternate Capture Input 6	Not Applicable	DAI0_PIN19 <sup>1</sup>
TM0_ACI7	TIMERO Alternate Capture Input 7	Not Applicable	CNT0_TO
TM0_ACLK0	TIMERO Alternate Clock 0	Not Applicable	SYS_CLKIN1
TM0_ACLK1	TIMERO Alternate Clock 1	F	PF_06
TM0_ACLK2	TIMERO Alternate Clock 2	C	PC_01
TM0_ACLK3	TIMERO Alternate Clock 3	D	PD_09
TM0_ACLK4	TIMERO Alternate Clock 4	E	PE_02
TM0_ACLK5	TIMERO Alternate Clock 5	Not Applicable	DAI0_PIN03 <sup>1</sup>
TM0_ACLK6	TIMERO Alternate Clock 6	Not Applicable	DAI0_PIN20 <sup>1</sup>
TM0_ACLK7	TIMERO Alternate Clock 7	Not Applicable	SYS_CLKIN0
TM0_CLK	TIMERO Clock	C	PC_03
TM0_TMR0	TIMERO Timer 0	E	PE_12
TM0_TMR1	TIMERO Timer 1	F	PF_05
TM0_TMR2	TIMERO Timer 2	F	PF_07
TM0_TMR3	TIMERO Timer 3	B	PB_01
TM0_TMR4	TIMERO Timer 4	B	PB_03
TM0_TMR5	TIMERO Timer 5	C	PC_15
TM0_TMR6	TIMERO Timer 6	E	PE_14
TM0_TMR7	TIMERO Timer 7	D	PD_07
TRACE0_CLK	TRACE0 Trace Clock	F	PF_06
TRACE0_D00	TRACE0 Trace Data 0	F	PF_00
TRACE0_D01	TRACE0 Trace Data 1	F	PF_01
TRACE0_D02	TRACE0 Trace Data 2	F	PF_02

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

**Table 25. ADSP-SC57x/ADSP-2157x Designer Quick Reference (Continued)**

Signal Name	Type	Driver Type	Internal Termination	Reset Drive	Power Domain	Description and Notes
DMC0_CAS	Output	B	none	L	VDD_DMC	Desc: DMC0 Column Address Strobe Notes: No notes
DMC0_CK	Output	C	none	L	VDD_DMC	Desc: DMC0 Clock Notes: No notes
DMC0_CKE	Output	B	none	L	VDD_DMC	Desc: DMC0 Clock enable Notes: No notes
<u>DMC0_CK</u>	Output	C	none	L	VDD_DMC	Desc: DMC0 Clock (complement) Notes: No notes
DMC0_CS0	Output	B	none	L	VDD_DMC	Desc: DMC0 Chip Select 0 Notes: No notes
DMC0_DQ00	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 0 Notes: No notes
DMC0_DQ01	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 1 Notes: No notes
DMC0_DQ02	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 2 Notes: No notes
DMC0_DQ03	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 3 Notes: No notes
DMC0_DQ04	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 4 Notes: No notes
DMC0_DQ05	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 5 Notes: No notes
DMC0_DQ06	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 6 Notes: No notes
DMC0_DQ07	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 7 Notes: No notes
DMC0_DQ08	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 8 Notes: No notes
DMC0_DQ09	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 9 Notes: No notes
DMC0_DQ10	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 10 Notes: No notes
DMC0_DQ11	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 11 Notes: No notes
DMC0_DQ12	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 12 Notes: No notes
DMC0_DQ13	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 13 Notes: No notes
DMC0_DQ14	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 14 Notes: No notes
DMC0_DQ15	InOut	B	none	none	VDD_DMC	Desc: DMC0 Data 15 Notes: No notes
DMC0_LDM	Output	B	none	L	VDD_DMC	Desc: DMC0 Data Mask for Lower Byte Notes: No notes
DMC0_LDQS	InOut	C	none	none	VDD_DMC	Desc: DMC0 Data Strobe for Lower Byte Notes: External weak pull-down required in LPDDR mode

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

Parameter	Conditions	Min	Typ	Max	Unit
I <sub>DD_IDLE</sub>	V <sub>DD_INT</sub> Current in Idle  f <sub>CCLK</sub> = 500 MHz ASF <sub>SHARC1</sub> = 0.32 ASF <sub>SHARC2</sub> = 0.32 ASF <sub>A5</sub> = 0.25 f <sub>SYSCLK</sub> = 250 MHz f <sub>SCLK0/1</sub> = 125 MHz (Other clocks are disabled) No Peripheral or DMA activity T <sub>J</sub> = 25°C V <sub>DD_INT</sub> = 1.15 V		477		mA
I <sub>DD_TYP</sub>	V <sub>DD_INT</sub> Current  f <sub>CCLK</sub> = 450 MHz ASF <sub>SHARC1</sub> = 1.0 ASF <sub>SHARC2</sub> = 1.0 ASF <sub>A5</sub> = 0.67 f <sub>SYSCLK</sub> = 225 MHz f <sub>SCLK0/1</sub> = 112.5 MHz (Other clocks are disabled) DMA data rate = 600 MB/s T <sub>J</sub> = 25°C V <sub>DD_INT</sub> = 1.1 V		890		mA
I <sub>DD_TYP</sub>	V <sub>DD_INT</sub> Current  f <sub>CCLK</sub> = 500 MHz ASF <sub>SHARC1</sub> = 1.0 ASF <sub>SHARC2</sub> = 1.0 ASF <sub>A5</sub> = 0.67 f <sub>SYSCLK</sub> = 250 MHz f <sub>SCLK0/1</sub> = 125 MHz (Other clocks are disabled) DMA data rate = 600 MB/s T <sub>J</sub> = 25°C V <sub>DD_INT</sub> = 1.15 V		1031		mA
I <sub>DD_INT</sub> <sup>11</sup>	V <sub>DD_INT</sub> Current  f <sub>CCLK</sub> > 0 MHz f <sub>SCLK0/1</sub> ≥ 0 MHz			See I <sub>DD_INT_TOT</sub> equation in the Total Internal Power Dissipation section.	mA

<sup>1</sup> Applies to all output and bidirectional pins except TWI, DMC, USB, and MLB.

<sup>2</sup> See the [Output Drive Currents](#) section for typical drive current capabilities.

<sup>3</sup> Applies to all DMC output and bidirectional signals in DDR2 mode.

<sup>4</sup> Applies to all DMC output and bidirectional signals in DDR3 mode.

<sup>5</sup> Applies to all DMC output and bidirectional signals in LPDDR mode.

<sup>6</sup> Applies to input pins: SYS\_BMODE0-2, SYS\_CLKIN0, SYS\_CLKIN1, SYS\_HWRST, JTG\_TDI, JTG\_TMS, and USB0\_CLKIN.

<sup>7</sup> Applies to input pins with internal pull-ups: JTG\_TDI, JTG\_TMS, and JTG\_TCK.

<sup>8</sup> Applies to signals: JTAG\_TRST, USB0\_VBUS.

<sup>9</sup> Applies to signals: PA0-15, PB0-15, PC0-15, PD0-15, PE0-15, PF0-11, DAI0\_PINx, DMC0\_DQx, DMC0\_LDQS, DMC0\_UDQS, DMC0\_LDQS, DMC0\_UDQS, SYS\_FAULT, SYS\_FAULT, JTG\_TDO, USB0\_ID, USB0\_DM, USB0\_DP, and USB0\_VBC.

<sup>10</sup> Applies to all signal pins.

<sup>11</sup> See ["Estimating Power for ADSP-SC57x/2157x SHARC+ Processors"](#) (EE-397) for further information.


# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

Table 55. LPs—Transmit<sup>1</sup>

Parameter		Min	Max	Unit
<i>Timing Requirements</i>				
t <sub>SLACH</sub>	LPx_ACK Setup Before LPx_CLK Low	2 × t <sub>SCLK0</sub> + 13.5		ns
t <sub>HLACH</sub>	LPx_ACK Hold After LPx_CLK Low	-5.5		ns
<i>Switching Characteristics</i>				
t <sub>DLDCH</sub>	Data Delay After LPx_CLK High		2.23	ns
t <sub>HLDCH</sub>	Data Hold After LPx_CLK High	-2.3		ns
t <sub>LCLKTWH</sub> <sup>2</sup>	LPx_CLK Width Low	0.4 × t <sub>LCLKTPROG</sub>	0.6 × t <sub>LCLKTPROG</sub>	ns
t <sub>LCLKTWH</sub> <sup>2</sup>	LPx_CLK Width High	0.4 × t <sub>LCLKTPROG</sub>	0.6 × t <sub>LCLKTPROG</sub>	ns
t <sub>LCLKTW</sub> <sup>2</sup>	LPx_CLK Period	N × t <sub>LCLKTPROG</sub> - 0.6		ns
t <sub>DLACK</sub>	LPx_CLK Low Delay After LPx_ACK High	t <sub>SCLK0</sub> + 4	2 × t <sub>SCLK0</sub> + 1 × t <sub>LPCLK</sub> + 10	ns

<sup>1</sup> Specifications apply to LP0 and LP1.

<sup>2</sup> See Table 27 for details on the minimum period that can be programmed for t<sub>LCLKTPROG</sub>.



NOTES

The t<sub>SLACH</sub> and t<sub>HLACH</sub> specifications apply only to the LPx\_CLK falling edge. If these specifications are met, LPx\_CLK extends and the dotted LPx\_CLK falling edge does not occur as shown. The position of the dotted falling edge can be calculated using the t<sub>LCLKTWH</sub> specification. t<sub>LCLKTWH</sub> Min must be used for t<sub>SLACH</sub> and t<sub>HLACH</sub>. Max for t<sub>HLACH</sub>.

Figure 29. LPs—Transmit

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573


The SPTx\_TDV output signal becomes active in SPORT multichannel mode. During transmit slots (enabled with active channel selection registers) the SPTx\_TDV is asserted for communication with external devices.

**Table 59. SPORTs—Transmit Data Valid (TDV)<sup>1</sup>**

Parameter		Min	Max	Unit
<i>Switching Characteristics</i>				
t <sub>DRDVEN</sub>	Data Valid Enable Delay from Drive Edge of External Clock <sup>2</sup>	2		ns
t <sub>DFDVEN</sub>	Data Valid Disable Delay from Drive Edge of External Clock <sup>2</sup>		14	ns
t <sub>DRDVIN</sub>	Data Valid Enable Delay from Drive Edge of Internal Clock <sup>2</sup>	-2.5		ns
t <sub>DFDVIN</sub>	Data Valid Disable Delay from Drive Edge of Internal Clock <sup>2</sup>		3.5	ns

<sup>1</sup> Specifications apply to all four SPORTs.

<sup>2</sup> Referenced to drive edge.



*Figure 32. SPORTs—Transmit Data Valid Internal and External Clock*

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

Table 66. SPI2 Port—Slave Timing<sup>1</sup>

Parameter		Min	Max	Unit
<i>Timing Requirements</i>				
t <sub>SPICHS</sub>	SPI <sub>x</sub> _CLK High Period <sup>2</sup>	0.5 × t <sub>SPICLKEXT</sub> – 1.5		ns
t <sub>SPICLS</sub>	SPI <sub>x</sub> _CLK Low Period <sup>2</sup>	0.5 × t <sub>SPICLKEXT</sub> – 1.5		ns
t <sub>SPICLK</sub>	SPI <sub>x</sub> _CLK Period <sup>2</sup>	t <sub>SPICLKEXT</sub> – 1.5		ns
t <sub>HDS</sub>	Last SPI <sub>x</sub> _CLK Edge to $\overline{\text{SPI}_x\text{_SS}}$ Not Asserted	5		ns
t <sub>SPITDS</sub>	Sequential Transfer Delay	t <sub>SPICLKEXT</sub> – 1.5		ns
t <sub>SDSCI</sub>	$\overline{\text{SPI}_x\text{_SS}}$ Assertion to First SPI <sub>x</sub> _CLK Edge	10.5		ns
t <sub>SSPID</sub>	Data Input Valid to SPI <sub>x</sub> _CLK Edge (Data Input Setup)	2		ns
t <sub>HSPID</sub>	SPI <sub>x</sub> _CLK Sampling Edge to Data Input Invalid	1.6		ns
<i>Switching Characteristics</i>				
t <sub>DSOE</sub>	SPI <sub>x</sub> _SS Assertion to Data Out Active	0	14	ns
t <sub>DSDHI</sub>	$\overline{\text{SPI}_x\text{_SS}}$ Deassertion to Data High Impedance	0	11.5	ns
t <sub>DDSPID</sub>	SPI <sub>x</sub> _CLK Edge to Data Out Valid (Data Out Delay)		14	ns
t <sub>HDSPID</sub>	SPI <sub>x</sub> _CLK Edge to Data Out Invalid (Data Out Hold)	1.5		ns

<sup>1</sup>All specifications apply to SPI2 only.

<sup>2</sup>This specification indicates the minimum instantaneous width or period that can be tolerated due to duty cycle variation or jitter on the external SPI<sub>x</sub>\_CLK. For the external SPI<sub>x</sub>\_CLK ideal maximum frequency, see the f<sub>SPICLKEXT</sub> specification in Table 27.




Figure 37. SPI Port—Slave Timing

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

## SPI Port—SPI<sub>x</sub>\_RDY Master Timing

SPI<sub>x</sub>\_RDY is used to provide flow control. CPOL and CPHA are configuration bits in the SPI<sub>x</sub>\_CTL register, while LEADX, LAGX, and STOP are configuration bits in the SPI<sub>x</sub>\_DLY register.


**Table 70. SPI Port—SPI<sub>x</sub>\_RDY Master Timing<sup>1</sup>**

Parameter	Conditions	Min	Max	Unit	
<i>Timing Requirement</i>					
t <sub>SRDYSCKM</sub>	Setup Time for SPI <sub>x</sub> _RDY Deassertion Before Last Valid Data SPI <sub>x</sub> _CLK Edge	(2 + 2 × BAUD <sup>2</sup> ) × t <sub>SCLK1</sub> + 10		ns	
<i>Switching Characteristic</i>					
t <sub>DRDYSCKM</sub> <sup>3</sup>	Assertion of SPI <sub>x</sub> _RDY to First SPI <sub>x</sub> _CLK Edge of Next Transfer	BAUD = 0, CPHA = 0 BAUD = 0, CPHA = 1 BAUD > 0, CPHA = 0 BAUD > 0, CPHA = 1	4.5 × t <sub>SCLK1</sub> 4 × t <sub>SCLK1</sub> (1 + 1.5 × BAUD <sup>2</sup> ) × t <sub>SCLK1</sub> (1 + 1 × BAUD <sup>2</sup> ) × t <sub>SCLK1</sub>	5.5 × t <sub>SCLK1</sub> + 10 5 × t <sub>SCLK1</sub> + 10 (2 + 2.5 × BAUD <sup>2</sup> ) × t <sub>SCLK1</sub> + 10 (2 + 2 × BAUD <sup>2</sup> ) × t <sub>SCLK1</sub> + 10	ns ns ns ns

<sup>1</sup> All specifications apply to all three SPIs.

<sup>2</sup> BAUD value is set using the SPI<sub>x</sub>\_CLK.BAUD bits. BAUD value = SPI<sub>x</sub>\_CLK.BAUD bits + 1.

<sup>3</sup> Specification assumes the LEADX, LAGX, and STOP bits in the SPI<sub>x</sub>\_DLY register are zero.



*Figure 41. SPI<sub>x</sub>\_RDY Setup Before SPI<sub>x</sub>\_CLK*

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

## ADC Controller Module (ACM) Timing

Table 77 and Figure 48 describe ACM operations.

When internally generated, the programmed ACM clock ( $f_{ACLKPROG}$ ) frequency in megahertz is set by the following equation where CKDIV is a field in the ACM\_TC0 register and ranges from 1 to 255:

$$f_{ACLKPROG} = \frac{f_{SCLK1}}{CKDIV + 1}$$

$$t_{ACLKPROG} = \frac{1}{f_{ACLKPROG}}$$

Setup cycles (SC) in Table 77 is also a field in the ACM\_TC0 register and ranges from 0 to 4095. Hold Cycles (HC) is a field in the ACM\_TC1 register that ranges from 0 to 15.

Table 77. ACM Timing

Parameter	Min	Max	Unit
<i>Timing Requirements</i>			
t <sub>SDR</sub> SPORT DRxPRI/DRxSEC Setup Before ACMx_CLK	3.4		ns
t <sub>HDR</sub> SPORT DRxPRI/DRxSEC Hold After ACMx_CLK	1.5		ns
<i>Switching Characteristics</i>			
t <sub>SCTLCS</sub> ACM Controls (ACMx_A[4:0]) Setup Before Assertion of $\overline{CS}$	$(SC + 1) \times t_{SCLK1} - 4.88$		ns
t <sub>HCTLCS</sub> ACM Control (ACMx_A[4:0]) Hold After Deassertion of $\overline{CS}$	$HC \times t_{ACLKPROG} - 1$		ns
t <sub>ACLKW</sub> ACM Clock Pulse Width <sup>1</sup>	$(0.5 \times t_{ACLKPROG}) - 1.6$		ns
t <sub>ACLK</sub> ACM Clock Period <sup>1</sup>	$t_{ACLKPROG} - 1.5$		ns
t <sub>HCSACLK</sub> $\overline{CS}$ Hold to ACMx_CLK Edge	-2.5		ns
t <sub>SCSACLK</sub> $\overline{CS}$ Setup to ACMx_CLK Edge	$t_{ACLKPROG} - 3.5$		ns

<sup>1</sup> See Table 27 for details on the minimum period that can be programmed for  $t_{ACLKPROG}$ .




Figure 48. ACM Timing

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

## 10/100 EMAC Timing

Table 79 through Table 83 and Figure 49 through Figure 53 describe the MII and RMII EMAC operations.

Table 79. 10/100 EMAC Timing: MII Receive Signal

Parameter <sup>1</sup>	$V_{DDEXT}$ 3.3 V Nominal		Unit
	Min	Max	
<i>Timing Requirements</i>			
$t_{ERXCLKF}$	ETH0_RXCLK_REFCLK Frequency ( $f_{SCLK} = SCLK$ Frequency)	None	25 + 1% MHz
$t_{ERXCLKW}$	ETH0_RXCLK_REFCLK Width ( $t_{ERXCLK} = ETH0_RXCLK_REFCLK$ Period)	$t_{ERxCLK} \times 35\%$	$t_{ERxCLK} \times 65\%$ ns
$t_{ERXCLKIS}$	Rx Input Valid to ETH0_RXCLK_REFCLK Rising Edge (Data In Setup)	1.75	ns
$t_{ERXCLKIH}$	ETH0_RXCLK_REFCLK Rising Edge to Rx Input Invalid (Data In Hold)	1.5	ns

<sup>1</sup> MII inputs synchronous to ETH0\_RXCLK\_REFCLK are ETH0\_RXD3-0, ETH0\_RXCTL\_RXDV, and ETH0\_RXERR.




Figure 49. 10/100 EMAC Timing: MII Receive Signal

Table 80. 10/100 EMAC Timing: MII Transmit Signal

Parameter <sup>1</sup>	$V_{DDEXT}$ 3.3 V Nominal		Unit
	Min	Max	
<i>Timing Requirements</i>			
$t_{ETXCLKF}$	ETH0_TXCLK Frequency ( $f_{SCLK} = SCLK$ Frequency)	None	25 + 1% MHz
$t_{ETXCLKW}$	ETH0_TXCLK Width ( $t_{ETXCLK} = ETH0\_TXCLK$ Period)	$t_{ETxCLK} \times 35\%$	$t_{ETxCLK} \times 65\%$ ns
<i>Switching Characteristics</i>			
$t_{ETXCLKOV}$	ETH0_TXCLK Rising Edge to Tx Output Valid (Data Out Valid)		11.4 ns
$t_{ETXCLKOH}$	ETH0_TXCLK Rising Edge to Tx Output Invalid (Data Out Hold)	2	ns

<sup>1</sup> MII outputs synchronous to ETH0\_TXCLK are ETH0\_TXD3-0.




Figure 50. 10/100 EMAC Timing: MII Transmit Signal

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

## Sony/Philips Digital Interface (S/PDIF) Transmitter

Serial data input to the S/PDIF transmitter can be formatted as left justified, I<sup>2</sup>S, or right justified with word widths of 16, 18, 20, or 24 bits. The following sections provide timing for the transmitter.

### S/PDIF Transmitter Serial Input Waveforms

Figure 55 and Table 85 show the right justified mode. Frame sync is high for the left channel and low for the right channel. Data is valid on the rising edge of serial clock. The MSB is delayed the minimum in 24-bit output mode or the maximum in 16-bit output mode from a frame sync transition, so that when there are 64 serial clock periods per frame sync period, the LSB of the data is right justified to the next frame sync transition.

Table 85. S/PDIF Transmitter Right Justified Mode

Parameter	Conditions	Nominal	Unit	
<i>Timing Requirement</i>				
t <sub>RJD</sub>	Frame Sync to MSB Delay in Right Justified Mode	16-bit word mode 18-bit word mode 20-bit word mode 24-bit word mode	16 14 12 8	SCLK SCLK SCLK SCLK




Figure 55. Right Justified Mode

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

Figure 56 and Table 86 show the default I<sup>2</sup>S justified mode. The frame sync is low for the left channel and high for the right channel. Data is valid on the rising edge of serial clock. The MSB is left justified to the frame sync transition but with a delay.

**Table 86. S/PDIF Transmitter I<sup>2</sup>S Mode**

Parameter	Nominal	Unit
Timing Requirement $t_{I2SD}$ Frame Sync to MSB Delay in I <sup>2</sup> S Mode	1	SCLK




Figure 56. I<sup>2</sup>S Justified Mode

Figure 57 and Table 87 show the left justified mode. The frame sync is high for the left channel and low for the right channel. Data is valid on the rising edge of serial clock. The MSB is left justified to the frame sync transition with no delay.

**Table 87. S/PDIF Transmitter Left Justified Mode**

Parameter	Nominal	Unit
Timing Requirement $t_{LJD}$ Frame Sync to MSB Delay in Left Justified Mode	0	SCLK




Figure 57. Left Justified Mode




Figure 60. MLB Timing (3-Pin Interface)

The ac timing specifications of the 6-pin MLB interface is detailed in [Table 92](#). Refer to the *Media Local Bus Specification version 4.2* for more details.

**Table 92. 6-Pin MLB Interface Specifications**

Parameter	Conditions	Min	Typ	Max	Unit
$t_{MT}$	Differential Transition Time at the Input Pin (See <a href="#">Figure 61</a> )			1	ns
$f_{MCKE}$	MLBCP/N External Clock Operating Frequency (See <a href="#">Figure 62</a> ) <sup>1</sup>	2048 × FS at 44.0 kHz	90.112		MHz
		2048 × FS at 50.0 kHz		102.4	MHz
$f_{MCKR}$	Recovered Clock Operating Frequency (Internal, Not Observable at Pins, Only for Timing References) (See <a href="#">Figure 62</a> )	2048 × FS at 44.0 kHz	90.112		MHz
		2048 × FS at 50.0 kHz		102.4	MHz
$t_{DELAY}$	Transmitter MLBSP/N (MLBDP/N) Output Valid From Transition of MLBCP/N (Low to High) (See <a href="#">Figure 63</a> )	$f_{MCKR} = 2048 \times FS$	0.6	5	ns
$t_{PHZ}$	Disable Turnaround Time From Transition of MLBCP/N (Low to High) (See <a href="#">Figure 64</a> )	$f_{MCKR} = 2048 \times FS$	0.6	7	ns
$t_{PLZ}$	Enable Turnaround Time From Transition of MLBCP/N (Low to High) (See <a href="#">Figure 64</a> )	$f_{MCKR} = 2048 \times FS$	0.6	11.2	ns
$t_{SU}$	MLBSP/N (MLBDP/N) Valid to Transition of MLBCP/N (Low to High) (See <a href="#">Figure 63</a> )	$f_{MCKR} = 2048 \times FS$	1		ns
$t_{HD}$	MLBSP/N (MLBDP/N) Hold From Transition of MLBCP/N (Low to High) (See <a href="#">Figure 63</a> ) <sup>2</sup>		0.6		ns

<sup>1</sup> $f_{MCKE}$  (maximum) and  $f_{MCKR}$  (maximum) include maximum cycle to cycle system jitter ( $t_{JITTER}$ ) of 600 ps for a bit error rate of 10E-9.

<sup>2</sup>Receivers must latch MLBSP/N (MLBDP/N) data within  $t_{HD}$  (minimum) of the rising edge of MLBCP/N.

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573




Figure 79. Driver Type B and Device Driver C (LPDDR)




Figure 80. Driver Type B and Device Driver C (LPDDR)

## TEST CONDITIONS

All timing parameters appearing in this data sheet were measured under the conditions described in this section. Figure 81 shows the measurement point for ac measurements (except output enable/disable). The measurement point,  $V_{MEAS}$ , is  $V_{DD\_EXT}/2$  for  $V_{DD\_EXT}$  (nominal) = 3.3 V.

## Output Enable Time Measurement

Output pins are considered enabled when they make a transition from a high impedance state to the point when they start driving.

The output enable time,  $t_{ENA}$ , is the interval from the point when a reference signal reaches a high or low voltage level to the point when the output starts driving, as shown on the right side of Figure 82. If multiple pins are enabled, the measurement value is that of the first pin to start driving.




Figure 82. Output Enable/Disable

## Output Disable Time Measurement

Output pins are considered disabled when they stop driving, enter a high impedance state, and start to decay from the output high or low voltage. The output disable time,  $t_{DIS}$ , is the interval from when a reference signal reaches a high or low voltage level to the point when the output stops driving, as shown on the left side of Figure 82.

## Capacitive Loading

Output delays and holds are based on standard capacitive loads of an average of 6 pF on all pins (see Figure 83).  $V_{LOAD}$  is equal to  $V_{DD\_EXT}/2$ . Figure 84 through Figure 88 show how output rise time varies with capacitance. The delay and hold specifications given must be derated by a factor derived from these figures. The graphs in Figure 84 through Figure 88 cannot be linear outside the ranges shown.



Figure 81. Voltage Reference Levels for AC Measurements  
(Except Output Enable/Disable)

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

## ADSP-SC57x/ADSP-2157x 400-BALL BGA BALL ASSIGNMENTS

The ADSP-SC57x/ADSP-2157x 400-Ball BGA Ball Assignments (Numerical by Ball Number) table lists the 400-ball BGA package by ball number.

The ADSP-SC57x/ADSP-2157x 400-Ball BGA Ball Assignments (Alphabetical by Pin Name) table lists the 400-ball BGA package by pin name.

### ADSP-SC57x/ADSP-2157x 400-BALL BGA BALL ASSIGNMENTS (NUMERICAL BY BALL NUMBER)

Ball No.	Pin Name	Ball No.	Pin Name	Ball No.	Pin Name	Ball No.	Pin Name
A01	GND	C02	PC_13	E03	PE_03	G04	VDD_EXT
A02	PA_10	C03	GND	E04	PE_02	G05	VDD_INT
A03	PA_09	C04	PA_12	E05	GND	G06	GND
A04	PA_11	C05	PA_14	E06	PB_00	G07	GND
A05	PE_07	C06	PB_03	E07	VDD_EXT	G08	GND
A06	MLB0_CLKN	C07	PB_02	E08	VDD_EXT	G09	GND
A07	MLB0_CLKP	C08	PE_10	E09	VDD_EXT	G10	GND
A08	MLB0_SIGN	C09	PB_06	E10	VDD_EXT	G11	GND
A09	GND	C10	PB_05	E11	VDD_EXT	G12	GND
A10	SYS_XTAL0	C11	<u>SYS_HWRST</u>	E12	VDD_EXT	G13	GND
A11	SYS_CLKIN0	C12	USB0_ID	E13	VDD_USB	G14	GND
A12	GND	C13	USB0_CLKIN	E14	JTG_TCK	G15	GND
A13	SYS_XTAL1	C14	PB_12	E15	PE_15	G16	VDD_INT
A14	SYS_CLKIN1	C15	PB_13	E16	GND	G17	PB_15
A15	GND	C16	JTG_TDI	E17	VDD_EXT	G18	DAI0_PIN08
A16	USB0_DP	C17	PE_14	E18	PF_04	G19	DAI0_PIN10
A17	USB0_DM	C18	GND	E19	DAI0_PIN07	G20	DAI0_PIN09
A18	PF_03	C19	PF_08	E20	DAI0_PIN03	H01	PE_01
A19	PF_05	C20	PF_11	F01	PC_02	H02	PC_09
A20	GND	D01	PC_06	F02	PC_03	H03	PC_15
B01	PC_12	D02	PC_08	F03	PC_04	H04	VDD_EXT
B02	GND	D03	PE_04	F04	PE_06	H05	VDD_INT
B03	PA_13	D04	GND	F05	VDD_INT	H06	GND
B04	PA_15	D05	PE_08	F06	GND	H07	GND
B05	PB_01	D06	PE_11	F07	VDD_INT	H08	GND
B06	PB_04	D07	PE_09	F08	VDD_INT	H09	GND
B07	MLB0_DATN	D08	PB_08	F09	VDD_INT	H10	GND
B08	MLB0_DATP	D09	PB_07	F10	VDD_INT	H11	GND
B09	MLB0_SIGP	D10	PB_09	F11	VDD_INT	H12	GND
B10	<u>JTG_TRST</u>	D11	SYS_CLKOUT	F12	VDD_INT	H13	GND
B11	USB0_VBUS	D12	PB_11	F13	VDD_INT	H14	GND
B12	USB0_XTAL	D13	USB0_VBC	F14	VDD_INT	H15	GND
B13	PB_10	D14	PB_14	F15	GND	H16	VDD_INT
B14	JTG_TDO	D15	PE_13	F16	VDD_INT	H17	VDD_EXT
B15	JTG_TMS	D16	PE_12	F17	PF_02	H18	DAI0_PIN05
B16	PF_00	D17	GND	F18	PF_09	H19	DAI0_PIN14
B17	PF_01	D18	PF_10	F19	DAI0_PIN02	H20	DAI0_PIN11
B18	PF_06	D19	DAI0_PIN01	F20	DAI0_PIN06	J01	PE_00
B19	GND	D20	DAI0_PIN04	G01	PC_00	J02	PC_07
B20	PF_07	E01	PC_05	G02	PC_14	J03	PC_10
C01	PC_11	E02	PE_05	G03	PC_01	J04	VDD_EXT

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

Ball No.	Pin Name
V17	DMC0_BA1
V18	GND
V19	DMC0_A04
V20	DMC0_A05
W01	TWI2_SCL
W02	GND
W03	DMC0_DQ12
W04	DMC0_DQ11
W05	DMC0_DQ09
W06	PD_02
W07	PD_00
W08	PA_07
W09	PA_06
W10	PA_04
W11	DMC0_DQ05
W12	DMC0_DQ04
W13	DMC0_DQ03
W14	DMC0_DQ02
W15	<u>SYS_FAULT</u>
W16	DMC0_ODT
W17	DMC0_A08
W18	SYS_BMODE1
W19	GND
W20	DMC0_A07
Y01	GND
Y02	<u>DMC0_UDQS</u>
Y03	DMC0_UDQS
Y04	DMC0_DQ10
Y05	DMC0_DQ08
Y06	DMC0_UDM
Y07	DMC0_LDM
Y08	DMC0_CK
Y09	<u>DMC0_CK</u>
Y10	DMC0_DQ07
Y11	DMC0_DQ06
Y12	DMC0_LDQS
Y13	<u>DMC0_LDQS</u>
Y14	DMC0_DQ01
Y15	DMC0_DQ00
Y16	DMC0_CKE
Y17	<u>DMC0_CS0</u>
Y18	SYS_BMODE0
Y19	SYS_BMODE2
Y20	GND

# ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

## ORDERING GUIDE

Model <sup>1, 2</sup>	Processor Instruction Rate (Max)	ARM Instruction Rate (Max) <sup>3</sup>	Temperature Range <sup>4</sup>	ARM Cores <sup>3</sup>	SHARC+ Cores	External Memory Ports	Package Description	Package Option
ADSP-21571KSWZ-4	450 MHz	N/A	0°C to +70°C	N/A	2	0	176-Lead LQFP_EP	SW-176-5
ADSP-21571BSWZ-4	450 MHz	N/A	-40°C to +85°C	N/A	2	0	176-Lead LQFP_EP	SW-176-5
ADSP-21571CSWZ-4	450 MHz	N/A	-40°C to +105°C	N/A	2	0	176-Lead LQFP_EP	SW-176-5
ADSP-21571KSWZ-5	500 MHz	N/A	0°C to +70°C	N/A	2	0	176-Lead LQFP_EP	SW-176-5
ADSP-21571BSWZ-5	500 MHz	N/A	-40°C to +85°C	N/A	2	0	176-Lead LQFP_EP	SW-176-5
ADSP-21571CSWZ-5	500 MHz	N/A	-40°C to +100°C	N/A	2	0	176-Lead LQFP_EP	SW-176-5
ADSP-21573KBCZ-4	450 MHz	N/A	0°C to +70°C	N/A	2	1	Pad 400-Ball CSP_BGA	BC-400-2
ADSP-21573BBCZ-4	450 MHz	N/A	-40°C to +85°C	N/A	2	1	Pad 400-Ball CSP_BGA	BC-400-2
ADSP-21573CBCZ-4	450 MHz	N/A	-40°C to +100°C	N/A	2	1	Pad 400-Ball CSP_BGA	BC-400-2
ADSP-21573KBCZ-5	500 MHz	N/A	0°C to +70°C	N/A	2	1	Pad 400-Ball CSP_BGA	BC-400-2
ADSP-21573BBCZ-5	500 MHz	N/A	-40°C to +85°C	N/A	2	1	Pad 400-Ball CSP_BGA	BC-400-2
ADSP-21573CBCZ-5	500 MHz	N/A	-40°C to +95°C	N/A	2	1	Pad 400-Ball CSP_BGA	BC-400-2
ADSP-SC570KSWZ-42	450 MHz	225 MHz	0°C to +70°C	1	1	0	176-Lead LQFP_EP	SW-176-5
ADSP-SC570BSWZ-42	450 MHz	225 MHz	-40°C to +85°C	1	1	0	176-Lead LQFP_EP	SW-176-5
ADSP-SC570CSWZ-42	450 MHz	225 MHz	-40°C to +105°C	1	1	0	176-Lead LQFP_EP	SW-176-5
ADSP-SC570KSWZ-4	450 MHz	450 MHz	0°C to +70°C	1	1	0	176-Lead LQFP_EP	SW-176-5
ADSP-SC570BSWZ-4	450 MHz	450 MHz	-40°C to +85°C	1	1	0	176-Lead LQFP_EP	SW-176-5
ADSP-SC570CSWZ-4	450 MHz	450 MHz	-40°C to +105°C	1	1	0	176-Lead LQFP_EP	SW-176-5
ADSP-SC571KSWZ-3	300 MHz	300 MHz	0°C to +70°C	1	2	0	176-Lead LQFP_EP	SW-176-5
ADSP-SC571BSWZ-3	300 MHz	300 MHz	-40°C to +85°C	1	2	0	176-Lead LQFP_EP	SW-176-5
ADSP-SC571CSWZ-3	300 MHz	300 MHz	-40°C to +105°C	1	2	0	176-Lead LQFP_EP	SW-176-5
ADSP-SC571KSWZ-4	450 MHz	450 MHz	0°C to +70°C	1	2	0	176-Lead LQFP_EP	SW-176-5
ADSP-SC571BSWZ-4	450 MHz	450 MHz	-40°C to +85°C	1	2	0	176-Lead LQFP_EP	SW-176-5
ADSP-SC571CSWZ-4	450 MHz	450 MHz	-40°C to +105°C	1	2	0	176-Lead LQFP_EP	SW-176-5
ADSP-SC571KSWZ-5	500 MHz	500 MHz	0°C to +70°C	1	2	0	176-Lead LQFP_EP	SW-176-5
ADSP-SC571BSWZ-5	500 MHz	500 MHz	-40°C to +85°C	1	2	0	176-Lead LQFP_EP	SW-176-5
ADSP-SC571CSWZ-5	500 MHz	500 MHz	-40°C to +100°C	1	2	0	176-Lead LQFP_EP	SW-176-5
ADSP-SC572KBCZ-42	450 MHz	225 MHz	0°C to +70°C	1	1	1	Pad 400-Ball CSP_BGA	BC-400-2
ADSP-SC572BBCZ-42	450 MHz	225 MHz	-40°C to +85°C	1	1	1	Pad 400-Ball CSP_BGA	BC-400-2
ADSP-SC572CBCZ-42	450 MHz	225 MHz	-40°C to +100°C	1	1	1	Pad 400-Ball CSP_BGA	BC-400-2
ADSP-SC572KBCZ-4	450 MHz	450 MHz	0°C to +70°C	1	1	1	Pad 400-Ball CSP_BGA	BC-400-2
ADSP-SC572BBCZ-4	450 MHz	450 MHz	-40°C to +85°C	1	1	1	Pad 400-Ball CSP_BGA	BC-400-2
ADSP-SC572CBCZ-4	450 MHz	450 MHz	-40°C to +100°C	1	1	1	Pad 400-Ball CSP_BGA	BC-400-2
ADSP-SC573KBCZ-3	300 MHz	300 MHz	0°C to +70°C	1	2	1	Pad 400-Ball CSP_BGA	BC-400-2
ADSP-SC573BBCZ-3	300 MHz	300 MHz	-40°C to +85°C	1	2	1	Pad 400-Ball CSP_BGA	BC-400-2
ADSP-SC573CBCZ-3	300 MHz	300 MHz	-40°C to +100°C	1	2	1	Pad 400-Ball CSP_BGA	BC-400-2
ADSP-SC573KBCZ-4	450 MHz	450 MHz	0°C to +70°C	1	2	1	Pad 400-Ball CSP_BGA	BC-400-2
ADSP-SC573BBCZ-4	450 MHz	450 MHz	-40°C to +85°C	1	2	1	Pad 400-Ball CSP_BGA	BC-400-2
ADSP-SC573CBCZ-4	450 MHz	450 MHz	-40°C to +100°C	1	2	1	Pad 400-Ball CSP_BGA	BC-400-2
ADSP-SC573KBCZ-5	500 MHz	500 MHz	0°C to +70°C	1	2	1	Pad 400-Ball CSP_BGA	BC-400-2
ADSP-SC573BBCZ-5	500 MHz	500 MHz	-40°C to +85°C	1	2	1	Pad 400-Ball CSP_BGA	BC-400-2
ADSP-SC573CBCZ-5	500 MHz	500 MHz	-40°C to +95°C	1	2	1	Pad 400-Ball CSP_BGA	BC-400-2

<sup>1</sup>Z =RoHS Compliant Part.

<sup>2</sup>For evaluation of all models, order the ADZS-SC573-EZLITE evaluation board.

<sup>3</sup>N/A means not applicable.

<sup>4</sup>Referenced temperature is ambient temperature. The ambient temperature is not a specification. Please see the [Operating Conditions](#) section for the junction temperature ( $T_j$ ) specification which is the only temperature specification.