



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 196 |
| Number of Logic Elements/Cells | 466 |
| Total RAM Bits | 6272 |
| Number of I/O | 112 |
| Number of Gates | 10000 |
| Voltage - Supply | 3V ~ 3.6V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 144-LQFP |
| Supplier Device Package | 144-TQFP (20x20) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xcs10xl-4tqg144c |

Table 4: Supported Sources for Spartan/XL Inputs

| Source | Spartan Inputs | | Spartan-XL Inputs |
|--|----------------|-----------------|-------------------|
| | 5V, TTL | 5V, CMOS | 3.3V CMOS |
| Any device, $V_{CC} = 3.3V$, CMOS outputs | ✓ | Unreliable Data | ✓ |
| Spartan family, $V_{CC} = 5V$, TTL outputs | ✓ | | ✓ |
| Any device, $V_{CC} = 5V$, TTL outputs ($V_{OH} \leq 3.7V$) | ✓ | | ✓ |
| Any device, $V_{CC} = 5V$, CMOS outputs | ✓ | ✓ | ✓ (default mode) |

Spartan-XL Family V_{CC} Clamping

Spartan-XL FPGAs have an optional clamping diode connected from each I/O to V_{CC} . When enabled they clamp ringing transients back to the 3.3V supply rail. This clamping action is required in 3.3V PCI applications. V_{CC} clamping is a global option affecting all I/O pins.

Spartan-XL devices are fully 5V TTL I/O compatible if V_{CC} clamping is not enabled. With V_{CC} clamping enabled, the Spartan-XL devices will begin to clamp input voltages to one diode voltage drop above V_{CC} . If enabled, TTL I/O compatibility is maintained but full 5V I/O tolerance is sacrificed. The user may select either 5V tolerance (default) or 3.3V PCI compatibility. In both cases negative voltage is clamped to one diode voltage drop below ground.

Spartan-XL devices are compatible with TTL, LVTTTL, PCI 3V, PCI 5V and LVCMOS signalling. The various standards are illustrated in Table 5.

Table 5: I/O Standards Supported by Spartan-XL FPGAs

| Signaling Standard | VCC Clamping | Output Drive | $V_{IH\ MAX}$ | $V_{IH\ MIN}$ | $V_{IL\ MAX}$ | $V_{OH\ MIN}$ | $V_{OL\ MAX}$ |
|--------------------|--------------|--------------|---------------|-----------------|-----------------|-----------------|-----------------|
| TTL | Not allowed | 12/24 mA | 5.5 | 2.0 | 0.8 | 2.4 | 0.4 |
| LVTTTL | OK | 12/24 mA | 3.6 | 2.0 | 0.8 | 2.4 | 0.4 |
| PCI5V | Not allowed | 24 mA | 5.5 | 2.0 | 0.8 | 2.4 | 0.4 |
| PCI3V | Required | 12 mA | 3.6 | 50% of V_{CC} | 30% of V_{CC} | 90% of V_{CC} | 10% of V_{CC} |
| LVCMOS 3V | OK | 12/24 mA | 3.6 | 50% of V_{CC} | 30% of V_{CC} | 90% of V_{CC} | 10% of V_{CC} |

Additional Fast Capture Input Latch (Spartan-XL Family Only)


The Spartan-XL family OB has an additional optional latch on the input. This latch is clocked by the clock used for the output flip-flop rather than the input clock. Therefore, two different clocks can be used to clock the two input storage elements. This additional latch allows the fast capture of input data, which is then synchronized to the internal clock by the IOB flip-flop or latch.

To place the Fast Capture latch in a design, use one of the special library symbols, ILFFX or ILFLX. ILFFX is a transparent-Low Fast Capture latch followed by an active High input flip-flop. ILFLX is a transparent Low Fast Capture latch followed by a transparent High input latch. Any of the clock inputs can be inverted before driving the library element, and the inverter is absorbed into the IOB.


IOB Output Signal Path

Output signals can be optionally inverted within the IOB, and can pass directly to the output buffer or be stored in an edge-triggered flip-flop and then to the output buffer. The functionality of this flip-flop is shown in Table 6.

Table 6: Output Flip-Flop Functionality

| Mode | Clock | Clock Enable | T | D | Q |
|-----------------|---|--------------|----|---|----|
| Power-Up or GSR | X | X | 0* | X | SR |
| Flip-Flop | X | 0 | 0* | X | Q |
| |  | 1* | 0* | D | D |
| | X | X | 1 | X | Z |
| | 0 | X | 0* | X | Q |

Legend:

| | |
|---|--|
| X | Don't care |
|  | Rising edge (clock not inverted). |
| SR | Set or Reset value. Reset is default. |
| 0* | Input is Low or unconnected (default value) |
| 1* | Input is High or unconnected (default value) |
| Z | 3-state |




Figure 10: Programmable Switch Matrix

Double-Length Lines

The double-length lines consist of a grid of metal segments, each twice as long as the single-length lines: they run past two CLBs before entering a PSM. Double-length lines are grouped in pairs with the PSMs staggered, so that each line goes through a PSM at every other row or column of CLBs (see Figure 8).

There are four vertical and four horizontal double-length lines associated with each CLB. These lines provide faster signal routing over intermediate distances, while retaining routing flexibility.

Longlines

Longlines form a grid of metal interconnect segments that run the entire length or width of the array. Longlines are intended for high fan-out, time-critical signal nets, or nets that are distributed over long distances.

Each Spartan/XL device longline has a programmable splitter switch at its center. This switch can separate the line into two independent routing channels, each running half the width or height of the array.

Routing connectivity of the longlines is shown in Figure 8. The longlines also interface to some 3-state buffers which is described later in **3-State Long Line Drivers**, page 19.

I/O Routing

Spartan/XL devices have additional routing around the IOB ring. This routing is called a VersaRing. The VersaRing facilitates pin-swapping and redesign without affecting board layout. Included are eight double-length lines, and four longlines.

Global Nets and Buffers

The Spartan/XL devices have dedicated global networks. These networks are designed to distribute clocks and other high fanout control signals throughout the devices with minimal skew.

Four vertical longlines in each CLB column are driven exclusively by special global buffers. These longlines are in addition to the vertical longlines used for standard interconnect. In the 5V Spartan devices, the four global lines can be driven by either of two types of global buffers; Primary Global buffers (BUFGP) or Secondary Global buffers (BUFGS). Each of these lines can be accessed by one particular Primary Global buffer, or by any of the Secondary Global buffers, as shown in Figure 11. In the 3V Spartan-XL devices, the four global lines can be driven by any of the eight Global Low-Skew Buffers (BUFGLS). The clock pins of every CLB and IOB can also be sourced from local interconnect.

- The 16 x 1 single-port configuration contains a RAM array with 16 locations, each one-bit wide. One 4-bit address decoder determines the RAM location for write and read operations. There is one input for writing data and one output for reading data, all at the selected address.
- The (16 x 1) x 2 single-port configuration combines two 16 x 1 single-port configurations (each according to the preceding description). There is one data input, one data output and one address decoder for each array. These arrays can be addressed independently.
- The 32 x 1 single-port configuration contains a RAM array with 32 locations, each one-bit wide. There is one data input, one data output, and one 5-bit address decoder.
- The dual-port mode 16 x 1 configuration contains a RAM array with 16 locations, each one-bit wide. There are two 4-bit address decoders, one for each port. One port consists of an input for writing and an output for reading, all at a selected address. The other port consists of one output for reading from an independently selected address.

The appropriate choice of RAM configuration mode for a given design should be based on timing and resource requirements, desired functionality, and the simplicity of the design process. Selection criteria include the following: Whereas the 32 x 1 single-port, the (16 x 1) x 2 single-port, and the 16 x 1 dual-port configurations each use one entire CLB, the 16 x 1 single-port configuration uses only one half of a CLB. Due to its simultaneous read/write capability, the dual-port RAM can transfer twice as much data as the single-port RAM, which permits only one data operation at any given time.

CLB memory configuration options are selected by using the appropriate library symbol in the design entry.


Single-Port Mode

There are three CLB memory configurations for the single-port RAM: 16 x 1, (16 x 1) x 2, and 32 x 1, the functional organization of which is shown in Figure 12.

The single-port RAM signals and the CLB signals (Figure 2, page 4) from which they are originally derived are shown in Table 9.

Table 9: Single-Port RAM Signals

| RAM Signal | Function | CLB Signal |
|------------------|----------------------------|--------------------------------------|
| D0 or D1 | Data In | DIN or H1 |
| A[3:0] | Address | F[4:1] or G[4:1] |
| A4 (32 x 1 only) | Address | H1 |
| WE | Write Enable | SR |
| WCLK | Clock | K |
| SPO | Single Port Out (Data Out) | F _{OUT} or G _{OUT} |



Notes:

1. The (16 x 1) x 2 configuration combines two 16 x 1 single-port RAMs, each with its own independent address bus and data input. The same WE and WCLK signals are connected to both RAMs.
2. n = 4 for the 16 x 1 and (16 x 1) x 2 configurations. n = 5 for the 32 x 1 configuration.

Figure 12: Logic Diagram for the Single-Port RAM

Writing data to the single-port RAM is essentially the same as writing to a data register. It is an edge-triggered (synchronous) operation performed by applying an address to the A inputs and data to the D input during the active edge of WCLK while WE is High.

The timing relationships are shown in Figure 13. The High logic level on WE enables the input data register for writing. The active edge of WCLK latches the address, input data, and WE signals. Then, an internal write pulse is generated that loads the data into the memory cell.

and Spartan-XL families, speeding up arithmetic and counting functions.


The carry chain in 5V Spartan devices can run either up or down. At the top and bottom of the columns where there are no CLBs above and below, the carry is propagated to the right. The default is always to propagate up the column, as shown in the figures. The carry chain in Spartan-XL devices can only run up the column, providing even higher speed.

Figure 16, page 18 shows a Spartan/XL FPGA CLB with dedicated fast carry logic. The carry logic shares operand

and control inputs with the function generators. The carry outputs connect to the function generators, where they are combined with the operands to form the sums.

Figure 17, page 19 shows the details of the Spartan/XL FPGA carry logic. This diagram shows the contents of the box labeled "CARRY LOGIC" in Figure 16.

The fast carry logic can be accessed by placing special library symbols, or by using Xilinx Relationally Placed Macros (RPMs) that already include these symbols.



DS060_20_080400

Figure 20: Spartan/XL Boundary Scan Logic

figuration are shown in Table 14 and Table 15.

Table 14: Pin Functions During Configuration (Spartan Family Only)

| Configuration Mode (MODE Pin) | | User Operation |
|---------------------------------|---------------------------------|-----------------------------|
| Slave Serial (High) | Master Serial (Low) | |
| MODE (I) | MODE (I) | MODE |
| HDC (High) | HDC (High) | I/O |
| $\overline{\text{LDC}}$ (Low) | $\overline{\text{LDC}}$ (Low) | I/O |
| $\overline{\text{INIT}}$ | $\overline{\text{INIT}}$ | I/O |
| DONE | DONE | DONE |
| $\overline{\text{PROGRAM}}$ (I) | $\overline{\text{PROGRAM}}$ (I) | $\overline{\text{PROGRAM}}$ |
| CCLK (I) | CCLK (O) | CCLK (I) |
| DIN (I) | DIN (I) | I/O |
| DOUT | DOUT | SGCK4-I/O |
| TDI | TDI | TDI-I/O |
| TCK | TCK | TCK-I/O |
| TMS | TMS | TMS-I/O |
| TDO | TDO | TDO-(O) |
| | | ALL OTHERS |

Notes:

1. A shaded table cell represents the internal pull-up used before and during configuration.
2. (I) represents an input; (O) represents an output.
3. $\overline{\text{INIT}}$ is an open-drain output during configuration.

Table 15: Pin Functions During Configuration (Spartan-XL Family Only)


| CONFIGURATION MODE <M1:M0> | | | User Operation |
|---------------------------------|---------------------------------|---------------------------------|-----------------------------|
| Slave Serial [1:1] | Master Serial [1:0] | Express [0:X] | |
| M1 (High) (I) | M1 (High) (I) | M1(Low) (I) | M1 |
| M0 (High) (I) | M0 (Low) (I) | M0 (I) | M0 |
| HDC (High) | HDC (High) | HDC (High) | I/O |
| $\overline{\text{LDC}}$ (Low) | $\overline{\text{LDC}}$ (Low) | $\overline{\text{LDC}}$ (Low) | I/O |
| $\overline{\text{INIT}}$ | $\overline{\text{INIT}}$ | $\overline{\text{INIT}}$ | I/O |
| DONE | DONE | DONE | DONE |
| $\overline{\text{PROGRAM}}$ (I) | $\overline{\text{PROGRAM}}$ (I) | $\overline{\text{PROGRAM}}$ (I) | $\overline{\text{PROGRAM}}$ |
| CCLK (I) | CCLK (O) | CCLK (I) | CCLK (I) |
| | | DATA 7 (I) | I/O |
| | | DATA 6 (I) | I/O |
| | | DATA 5 (I) | I/O |
| | | DATA 4 (I) | I/O |
| | | DATA 3 (I) | I/O |
| | | DATA 2 (I) | I/O |
| | | DATA 1 (I) | I/O |
| DIN (I) | DIN (I) | DATA 0 (I) | I/O |
| DOUT | DOUT | DOUT | GCK6-I/O |
| TDI | TDI | TDI | TDI-I/O |
| TCK | TCK | TCK | TCK-I/O |
| TMS | TMS | TMS | TMS-I/O |
| TDO | TDO | TDO | TDO-(O) |
| | | CS1 | I/O |
| | | | ALL OTHERS |

Notes:

1. A shaded table cell represents the internal pull-up used before and during configuration.
2. (I) represents an input; (O) represents an output.
3. $\overline{\text{INIT}}$ is an open-drain output during configuration.

to the DONE pin. User I/Os for each device become active after the DONE pin for that device goes High. (The exact timing is determined by development system options.) Since the DONE pin is open-drain and does not drive a High value, tying the DONE pins of all devices together prevents all devices in the chain from going High until the last device

in the chain has completed its configuration cycle. If the DONE pin of a device is left unconnected, the device becomes active as soon as that device has been configured. Only devices supporting Express mode can be used to form an Express mode daisy chain.



DS060_27_080400

Figure 27: Express Mode Circuit Diagram

Table 16: Spartan/XL Data Stream Formats

| Data Type | Serial Modes (D0...) | Express Mode (D0-D7) (Spartan-XL only) |
|-------------------------------|----------------------|--|
| Fill Byte | 11111111b | FFFFh |
| Preamble Code | 0010b | 11110010b |
| Length Count | COUNT[23:0] | COUNT[23:0] ⁽¹⁾ |
| Fill Bits | 1111b | - |
| Field Check Code | - | 11010010b |
| Start Field | 0b | 11111110b ⁽²⁾ |
| Data Frame | DATA[n-1:0] | DATA[n-1:0] |
| CRC or Constant Field Check | xxxx (CRC) or 0110b | 11010010b |
| Extend Write Cycle | - | FFD2FFFFFFh |
| Postamble | 01111111b | - |
| Start-Up Bytes ⁽³⁾ | FFh | FFFFFFFFFFFFFFh |

Legend:

| | |
|----------|---------------------|
| Unshaded | Once per bitstream |
| Light | Once per data frame |
| Dark | Once per device |

Notes:

1. Not used by configuration logic.
2. 11111111b for XCS40XL only.
3. Development system may add more start-up bytes.

A selection of CRC or non-CRC error checking is allowed by the bitstream generation software. The Spartan-XL family Express mode only supports non-CRC error checking. The non-CRC error checking tests for a designated end-of-frame field for each frame. For CRC error checking, the software calculates a running CRC and inserts a unique four-bit partial check at the end of each frame. The 11-bit CRC check of the last frame of an FPGA includes the last seven data bits.

Detection of an error results in the suspension of data loading before DONE goes High, and the pulling down of the $\overline{\text{INIT}}$ pin. In Master serial mode, CCLK continues to operate externally. The user must detect $\overline{\text{INIT}}$ and initialize a new configuration by pulsing the PROGRAM pin Low or cycling V_{CC}.

Cyclic Redundancy Check (CRC) for Configuration and Readback

The Cyclic Redundancy Check is a method of error detection in data transmission applications. Generally, the transmitting system performs a calculation on the serial bitstream. The result of this calculation is tagged onto the data stream as additional check bits. The receiving system performs an identical calculation on the bitstream and compares the result with the received checksum.

Each data frame of the configuration bitstream has four error bits at the end, as shown in Table 16. If a frame data error is detected during the loading of the FPGA, the configuration process with a potentially corrupted bitstream is terminated. The FPGA pulls the $\overline{\text{INIT}}$ pin Low and goes into a Wait state.

to wait after completing the configuration memory clear operation. When $\overline{\text{INIT}}$ is no longer held Low externally, the device determines its configuration mode by capturing the state of the Mode pins, and is ready to start the configuration process. A master device waits up to an additional 300 μs to make sure that any slaves in the optional daisy chain have seen that $\overline{\text{INIT}}$ is High.

For more details on Configuration, refer to the Xilinx Application Note "FPGA Configuration Guidelines" (XAPP090).

Start-Up

Start-up is the transition from the configuration process to the intended user operation. This transition involves a change from one clock source to another, and a change from interfacing parallel or serial configuration data where most outputs are 3-stated, to normal operation with I/O pins active in the user system. Start-up must make sure that the user logic 'wakes up' gracefully, that the outputs become active without causing contention with the configuration signals, and that the internal flip-flops are released from the Global Set/Reset (GSR) at the right time.

Start-Up Initiation

Two conditions have to be met in order for the start-up sequence to begin:

- The chip's internal memory must be full, and
- The configuration length count must be met, exactly.

In all configuration modes except Express mode, Spartan/XL devices read the expected length count from the bitstream and store it in an internal register. The length count varies according to the number of devices and the composition of the daisy chain. Each device also counts the number of CCLKs during configuration.

In Express mode, there is no length count. The start-up sequence for each device begins when the device has received its quota of configuration data. Wiring the DONE pins of several devices together delays start-up of all devices until all are fully configured.

Start-Up Events

The device can be programmed to control three start-up events.

- The release of the open-drain DONE output
- The termination of the Global Three-State and the change of configuration-related pins to the user function, activating all IOBs.
- The termination of the Global Set/Reset initialization of all CLB and IOB storage elements.

Figure 31 describes start-up timing in detail. The three events — DONE going High, the internal GSR being de-activated, and the user I/O going active — can all occur in any arbitrary sequence. This relative timing is selected by options in the bitstream generation software. Heavy lines in Figure 31 show the default timing. The thin lines indicate all other possible timing options. The start-up logic must be clocked until the "F" (Finished) state is reached.

The default option, and the most practical one, is for DONE to go High first, disconnecting the configuration data source and avoiding any contention when the I/Os become active one clock later. GSR is then released another clock period later to make sure that user operation starts from stable internal conditions. This is the most common sequence, shown with heavy lines in Figure 31, but the designer can modify it to meet particular requirements.

Start-Up Clock

Normally, the start-up sequence is controlled by the internal device oscillator (CCLK), which is asynchronous to the system clock. As a configuration option, they can be triggered by an on-chip user net called UCLK. This user net can be accessed by placing the STARTUP library symbol, and the start-up modes are known as UCLK_NOSYNC or UCLK_SYNC. This allows the device to wake up in synchronism with the user system.


DONE Pin

Note that DONE is an open-drain output and does not go High unless an internal pull-up is activated or an external pull-up is attached. The internal pull-up is activated as the default by the bitstream generation software.

The DONE pin can also be wire-ANDed with DONE pins of other FPGAs or with other external signals, and can then be used as input to the start-up control logic. This is called "Start-up Timing Synchronous to Done In" and is selected by either CCLK_SYNC or UCLK_SYNC. When DONE is not used as an input, the operation is called "Start-up Timing Not Synchronous to DONE In," and is selected by either CCLK_NOSYNC or UCLK_NOSYNC. Express mode configuration always uses either CCLK_SYNC or UCLK_SYNC timing, while the other configuration modes can use any of the four timing sequences.

When the UCLK_SYNC option is enabled, the user can externally hold the open-drain DONE output Low, and thus stall all further progress in the start-up sequence until DONE is released and has gone High. This option can be used to force synchronization of several FPGAs to a common user clock, or to guarantee that all devices are successfully configured before any I/Os go active.

Configuration Switching Characteristics



DS060_33_080400

Master Mode

| Symbol | Description | Min | Max | Units |
|------------|----------------------------|-----|------|------------------------------|
| T_{POR} | Power-on reset | 40 | 130 | ms |
| T_{PI} | Program Latency | 30 | 200 | μs per CLB column |
| T_{ICCK} | CCLK (output) delay | 40 | 250 | μs |
| T_{CCLK} | CCLK (output) period, slow | 640 | 2000 | ns |
| T_{CCLK} | CCLK (output) period, fast | 100 | 250 | ns |

Slave Mode

| Symbol | Description | Min | Max | Units |
|------------|--------------------------------|-----|-----|------------------------------|
| T_{POR} | Power-on reset | 10 | 33 | ms |
| T_{PI} | Program latency | 30 | 200 | μs per CLB column |
| T_{ICCK} | CCLK (input) delay (required) | 4 | - | μs |
| T_{CCLK} | CCLK (input) period (required) | 80 | - | ns |

Spartan Family IOB Input Switching Characteristic Guidelines

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE

in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature).

| Symbol | Description | Device | Speed Grade | | | | Units |
|--|---|-------------|-------------|------|------|------|-------|
| | | | -4 | | -3 | | |
| | | | Min | Max | Min | Max | |
| Setup Times - TTL Inputs ⁽¹⁾ | | | | | | | |
| T _{ECIK} | Clock Enable (EC) to Clock (IK), no delay | All devices | 1.6 | - | 2.1 | - | ns |
| T _{PICK} | Pad to Clock (IK), no delay | All devices | 1.5 | - | 2.0 | - | ns |
| Hold Times | | | | | | | |
| T _{IKEC} | Clock Enable (EC) to Clock (IK), no delay | All devices | 0.0 | - | 0.9 | - | ns |
| | All Other Hold Times | All devices | 0.0 | - | 0.0 | - | ns |
| Propagation Delays - TTL Inputs ⁽¹⁾ | | | | | | | |
| T _{PID} | Pad to I1, I2 | All devices | - | 1.5 | - | 2.0 | ns |
| T _{PLI} | Pad to I1, I2 via transparent input latch, no delay | All devices | - | 2.8 | - | 3.6 | ns |
| T _{IKRI} | Clock (IK) to I1, I2 (flip-flop) | All devices | - | 2.7 | - | 2.8 | ns |
| T _{IKLI} | Clock (IK) to I1, I2 (latch enable, active Low) | All devices | - | 3.2 | - | 3.9 | ns |
| Delay Adder for Input with Delay Option | | | | | | | |
| T _{Delay} | T _{ECIKD} = T _{ECIK} + T _{Delay} T _{PICKD} = T _{PICK} + T _{Delay} T _{PDLI} = T _{PLI} + T _{Delay} | XCS05 | 3.6 | - | 4.0 | - | ns |
| | | XCS10 | 3.7 | - | 4.1 | - | ns |
| | | XCS20 | 3.8 | - | 4.2 | - | ns |
| | | XCS30 | 4.5 | - | 5.0 | - | ns |
| | | XCS40 | 5.5 | - | 5.5 | - | ns |
| Global Set/Reset | | | | | | | |
| T _{MRW} | Minimum GSR pulse width | All devices | 11.5 | - | 13.5 | - | ns |
| T _{RRI} | Delay from GSR input to any Q | XCS05 | - | 9.0 | - | 11.3 | ns |
| | | XCS10 | - | 9.5 | - | 11.9 | ns |
| | | XCS20 | - | 10.0 | - | 12.5 | ns |
| | | XCS30 | - | 10.5 | - | 13.1 | ns |
| | | XCS40 | - | 11.0 | - | 13.8 | ns |

Notes:

1. Delay adder for CMOS Inputs option: for -3 speed grade, add 0.4 ns; for -4 speed grade, add 0.2 ns.
2. Input pad setup and hold times are specified with respect to the internal clock (IK). For setup and hold times with respect to the clock input, see the pin-to-pin parameters in the Pin-to-Pin Input Parameters table.
3. Voltage levels of unused pads, bonded or unbonded, must be valid logic levels. Each can be configured with the internal pull-up (default) or pull-down resistor, or configured as a driven output, or can be driven from an external source.

Spartan-XL Family DC Characteristics Over Operating Conditions

| Symbol | Description | | Min | Typ. | Max | Units |
|-------------------|--|------------|---------------------|------|---------------------|-------|
| V _{OH} | High-level output voltage @ I _{OH} = −4.0 mA, V _{CC} min (LVTTL) | | 2.4 | - | - | V |
| | High-level output voltage @ I _{OH} = −500 μA, (LVCMOS) | | 90% V _{CC} | - | - | V |
| V _{OL} | Low-level output voltage @ I _{OL} = 12.0 mA, V _{CC} min (LVTTL) ⁽¹⁾ | | - | - | 0.4 | V |
| | Low-level output voltage @ I _{OL} = 24.0 mA, V _{CC} min (LVTTL) ⁽²⁾ | | - | - | 0.4 | V |
| | Low-level output voltage @ I _{OL} = 1500 μA, (LVCMOS) | | - | - | 10% V _{CC} | V |
| V _{DR} | Data retention supply voltage (below which configuration data may be lost) | | 2.5 | - | - | V |
| I _{CCO} | Quiescent FPGA supply current ^(3,4) | Commercial | - | 0.1 | 2.5 | mA |
| | | Industrial | - | 0.1 | 5 | mA |
| I _{CCPD} | Power Down FPGA supply current ^(3,5) | Commercial | - | 0.1 | 2.5 | mA |
| | | Industrial | - | 0.1 | 5 | mA |
| I _L | Input or output leakage current | | −10 | - | 10 | μA |
| C _{IN} | Input capacitance (sample tested) | | - | - | 10 | pF |
| I _{RPU} | Pad pull-up (when selected) @ V _{IN} = 0V (sample tested) | | 0.02 | - | 0.25 | mA |
| I _{RPD} | Pad pull-down (when selected) @ V _{IN} = 3.3V (sample tested) | | 0.02 | - | - | mA |

Notes:

1. With up to 64 pins simultaneously sinking 12 mA (default mode).
2. With up to 64 pins simultaneously sinking 24 mA (with 24 mA option selected).
3. With 5V tolerance not selected, no internal oscillators, and the FPGA configured with the Tie option.
4. With no output current loads, no active input resistors, and all package pins at V_{CC} or GND.
5. With \overline{PWRDWN} active.

Supply Current Requirements During Power-On

Spartan-XL FPGAs require that a minimum supply current I_{CCPO} be provided to the V_{CC} lines for a successful power on. If more current is available, the FPGA can consume more than I_{CCPO} min., though this cannot adversely affect reliability.

A maximum limit for I_{CCPO} is not specified. Be careful when using foldback/crowbar supplies and fuses. It is possible to control the magnitude of I_{CCPO} by limiting the supply current available to the FPGA. A current limit below the trip level will avoid inadvertently activating over-current protection circuits.

| Symbol | Description | Min | Max | Units |
|------------|--|-----|-----|-------|
| I_{CCPO} | Total V_{CC} supply current required during power-on | 100 | - | mA |
| T_{CCPO} | V_{CC} ramp time ^(2,3) | - | 50 | ms |

Notes:

1. The I_{CCPO} requirement applies for a brief time (commonly only a few milliseconds) when V_{CC} ramps from 0 to 3.3V.
2. The ramp time is measured from GND to V_{CC} max on a fully loaded board.
3. V_{CC} must not dip in the negative direction during power on.

Table 18: Pin Descriptions (Continued)

| Pin Name | I/O During Config. | I/O After Config. | Pin Description |
|--|-------------------------------------|-------------------|---|
| SGCK1 - SGCK4 (Spartan) | Weak Pull-up (except SGCK4 is DOUT) | I or I/O | <p>Four Secondary Global inputs each drive a dedicated internal global net with short delay and minimal skew. These internal global nets can also be driven from internal logic. If not used to drive a global net, any of these pins is a user-programmable I/O pin.</p> <p>The SGCK1-SGCK4 pins provide the shortest path to the four Secondary Global Buffers. Any input pad symbol connected directly to the input of a BUFGS symbol is automatically placed on one of these pins.</p> |
| GCK1 - GCK8 (Spartan-XL) | Weak Pull-up (except GCK6 is DOUT) | I or I/O | <p>Eight Global inputs each drive a dedicated internal global net with short delay and minimal skew. These internal global nets can also be driven from internal logic. If not used to drive a global net, any of these pins is a user-programmable I/O pin.</p> <p>The GCK1-GCK8 pins provide the shortest path to the eight Global Low-Skew Buffers. Any input pad symbol connected directly to the input of a BUFGLS symbol is automatically placed on one of these pins.</p> |
| CS1 (Spartan-XL) | I | I/O | During Express configuration, CS1 is used as a serial-enable signal for daisy-chaining. |
| D0-D7 (Spartan-XL) | I | I/O | During Express configuration, these eight input pins receive configuration data. After configuration, they are user-programmable I/O pins. |
| DIN | I | I/O | During Slave Serial or Master Serial configuration, DIN is the serial configuration data input receiving data on the rising edge of CCLK. After configuration, DIN is a user-programmable I/O pin. |
| DOUT | O | I/O | <p>During Slave Serial or Master Serial configuration, DOUT is the serial configuration data output that can drive the DIN of daisy-chained slave FPGAs. DOUT data changes on the falling edge of CCLK, one-and-a-half CCLK periods after it was received at the DIN input.</p> <p>In Spartan-XL family Express mode, DOUT is the status output that can drive the CS1 of daisy-chained FPGAs, to enable and disable downstream devices.</p> <p>After configuration, DOUT is a user-programmable I/O pin.</p> |
| Unrestricted User-Programmable I/O Pins | | | |
| I/O | Weak Pull-up | I/O | These pins can be configured to be input and/or output after configuration is completed. Before configuration is completed, these pins have an internal high-value pull-up resistor network that defines the logic level as High. |

XCS20 and XCS20XL Device Pinouts

| XCS20/XL Pad Name | VQ100 | CS144 ^(2,4) | TQ144 | PQ208 | Bndry Scan |
|--|-------|------------------------|-------|-------|--------------------|
| I/O | - | F4 | P13 | P21 | 170 |
| I/O | P8 | F3 | P14 | P22 | 173 |
| I/O | P9 | F2 | P15 | P23 | 176 |
| I/O | P10 | F1 | P16 | P24 | 179 |
| GND | P11 | G2 | P17 | P25 | - |
| VCC | P12 | G1 | P18 | P26 | - |
| I/O | P13 | G3 | P19 | P27 | 182 |
| I/O | P14 | G4 | P20 | P28 | 185 |
| I/O | P15 | H1 | P21 | P29 | 188 |
| I/O | - | H2 | P22 | P30 | 191 |
| I/O | - | - | - | P31 | 194 |
| I/O | - | - | - | P32 | 197 |
| VCC ⁽²⁾ | - | - | - | P33 | - |
| I/O | P16 | H3 | P23 | P34 | 200 |
| I/O | P17 | H4 | P24 | P35 | 203 |
| I/O | - | J1 | P25 | P36 | 206 |
| I/O | - | J2 | P26 | P37 | 209 |
| GND | - | J3 | P27 | P38 | - |
| I/O | - | - | - | P40 | 212 |
| I/O | - | - | - | P41 | 215 |
| I/O | - | - | - | P42 | 218 |
| I/O | - | - | - | P43 | 221 |
| I/O | P18 | J4 | P28 | P44 | 224 |
| I/O | P19 | K1 | P29 | P45 | 227 |
| I/O | - | K2 | P30 | P46 | 230 |
| I/O | - | K3 | P31 | P47 | 233 |
| I/O | P20 | L1 | P32 | P48 | 236 |
| I/O, SGCK2 ⁽¹⁾ , GCK2 ⁽²⁾ | P21 | L2 | P33 | P49 | 239 |
| Not Connected ⁽¹⁾ M1 ⁽²⁾ | P22 | L3 | P34 | P50 | 242 |
| GND | P23 | M1 | P35 | P51 | - |
| MODE ⁽¹⁾ , M0 ⁽²⁾ | P24 | M2 | P36 | P52 | 245 |
| VCC | P25 | N1 | P37 | P53 | - |
| Not Connected ⁽¹⁾ PWRDWN ⁽²⁾ | P26 | N2 | P38 | P54 | 246 ⁽¹⁾ |
| I/O, PGCK2 ⁽¹⁾ , GCK3 ⁽²⁾ | P27 | M3 | P39 | P55 | 247 ⁽³⁾ |
| I/O (HDC) | P28 | N3 | P40 | P56 | 250 ⁽³⁾ |
| I/O | - | K4 | P41 | P57 | 253 ⁽³⁾ |
| I/O | - | L4 | P42 | P58 | 256 ⁽³⁾ |
| I/O | P29 | M4 | P43 | P59 | 259 ⁽³⁾ |

XCS20 and XCS20XL Device Pinouts

| XCS20/XL Pad Name | VQ100 | CS144 ^(2,4) | TQ144 | PQ208 | Bndry Scan |
|---|-------|------------------------|-------|-------|--------------------|
| I/O (LDC) | P30 | N4 | P44 | P60 | 262 ⁽³⁾ |
| I/O | - | - | - | P61 | 265 ⁽³⁾ |
| I/O | - | - | - | P62 | 268 ⁽³⁾ |
| I/O | - | - | - | P63 | 271 ⁽³⁾ |
| I/O | - | - | - | P64 | 274 ⁽³⁾ |
| GND | - | K5 | P45 | P66 | - |
| I/O | - | L5 | P46 | P67 | 277 ⁽³⁾ |
| I/O | - | M5 | P47 | P68 | 280 ⁽³⁾ |
| I/O | P31 | N5 | P48 | P69 | 283 ⁽³⁾ |
| I/O | P32 | K6 | P49 | P70 | 286 ⁽³⁾ |
| VCC ⁽²⁾ | - | - | - | P71 | - |
| I/O | - | - | - | P72 | 289 ⁽³⁾ |
| I/O | - | - | - | P73 | 292 ⁽³⁾ |
| I/O | P33 | L6 | P50 | P74 | 295 ⁽³⁾ |
| I/O | P34 | M6 | P51 | P75 | 298 ⁽³⁾ |
| I/O | P35 | N6 | P52 | P76 | 301 ⁽³⁾ |
| I/O (INIT) | P36 | M7 | P53 | P77 | 304 ⁽³⁾ |
| VCC | P37 | N7 | P54 | P78 | - |
| GND | P38 | L7 | P55 | P79 | - |
| I/O | P39 | K7 | P56 | P80 | 307 ⁽³⁾ |
| I/O | P40 | N8 | P57 | P81 | 310 ⁽³⁾ |
| I/O | P41 | M8 | P58 | P82 | 313 ⁽³⁾ |
| I/O | P42 | L8 | P59 | P83 | 316 ⁽³⁾ |
| I/O | - | - | - | P84 | 319 ⁽³⁾ |
| I/O | - | - | - | P85 | 322 ⁽³⁾ |
| VCC ⁽²⁾ | - | - | - | P86 | - |
| I/O | P43 | K8 | P60 | P87 | 325 ⁽³⁾ |
| I/O | P44 | N9 | P61 | P88 | 328 ⁽³⁾ |
| I/O | - | M9 | P62 | P89 | 331 ⁽³⁾ |
| I/O | - | L9 | P63 | P90 | 334 ⁽³⁾ |
| GND | - | K9 | P64 | P91 | - |
| I/O | - | - | - | P93 | 337 ⁽³⁾ |
| I/O | - | - | - | P94 | 340 ⁽³⁾ |
| I/O | - | - | - | P95 | 343 ⁽³⁾ |
| I/O | - | - | - | P96 | 346 ⁽³⁾ |
| I/O | P45 | N10 | P65 | P97 | 349 ⁽³⁾ |
| I/O | P46 | M10 | P66 | P98 | 352 ⁽³⁾ |
| I/O | - | L10 | P67 | P99 | 355 ⁽³⁾ |
| I/O | - | N11 | P68 | P100 | 358 ⁽³⁾ |
| I/O | P47 | M11 | P69 | P101 | 361 ⁽³⁾ |
| I/O, SGCK3 ⁽¹⁾ , GCK4 ⁽²⁾ | P48 | L11 | P70 | P102 | 364 ⁽³⁾ |
| GND | P49 | N12 | P71 | P103 | - |
| DONE | P50 | M12 | P72 | P104 | - |
| VCC | P51 | N13 | P73 | P105 | - |

XCS30 and XCS30XL Device Pinouts (Continued)

| XCS30/XL Pad Name | VQ100 ⁽⁵⁾ | TQ144 | PQ208 | PQ240 | BG256 ⁽⁵⁾ | CS280 ^(2,5) | Bndry Scan |
|--|----------------------|-------|-------|-------|----------------------|------------------------|--------------------|
| I/O | - | - | P124 | P144 | M20 | L19 | 493 ⁽³⁾ |
| I/O | - | - | P125 | P145 | L19 | L18 | 496 ⁽³⁾ |
| I/O | P59 | P86 | P126 | P146 | L18 | L17 | 499 ⁽³⁾ |
| I/O | P60 | P87 | P127 | P147 | L20 | L16 | 502 ⁽³⁾ |
| I/O (D4 ⁽²⁾) | P61 | P88 | P128 | P148 | K20 | K19 | 505 ⁽³⁾ |
| I/O | P62 | P89 | P129 | P149 | K19 | K18 | 508 ⁽³⁾ |
| VCC | P63 | P90 | P130 | P150 | VCC ⁽⁴⁾ | K17 | - |
| GND | P64 | P91 | P131 | P151 | GND ⁽⁴⁾ | GND ⁽⁴⁾ | - |
| I/O (D3 ⁽²⁾) | P65 | P92 | P132 | P152 | K18 | K16 | 511 ⁽³⁾ |
| I/O | P66 | P93 | P133 | P153 | K17 | K15 | 514 ⁽³⁾ |
| I/O | P67 | P94 | P134 | P154 | J20 | J19 | 517 ⁽³⁾ |
| I/O | - | P95 | P135 | P155 | J19 | J18 | 520 ⁽³⁾ |
| I/O | - | - | P136 | P156 | J18 | J17 | 523 ⁽³⁾ |
| I/O | - | - | P137 | P157 | J17 | J16 | 526 ⁽³⁾ |
| I/O (D2 ⁽²⁾) | P68 | P96 | P138 | P159 | H19 | H17 | 529 ⁽³⁾ |
| I/O | P69 | P97 | P139 | P160 | H18 | H16 | 532 ⁽³⁾ |
| VCC | - | - | P140 | P161 | VCC ⁽⁴⁾ | G19 | - |
| I/O | - | P98 | P141 | P162 | G19 | G18 | 535 ⁽³⁾ |
| I/O | - | P99 | P142 | P163 | F20 | G17 | 538 ⁽³⁾ |
| I/O | - | - | - | P164 | G18 | G16 | 541 ⁽³⁾ |
| I/O | - | - | - | P165 | F19 | F19 | 544 ⁽³⁾ |
| GND | - | P100 | P143 | P166 | GND ⁽⁴⁾ | GND ⁽⁴⁾ | - |
| I/O | - | - | - | P167 | F18 | F18 | 547 ⁽³⁾ |
| I/O | - | - | P144 | P168 | E19 | F17 | 550 ⁽³⁾ |
| I/O | - | - | P145 | P169 | D20 | F16 | 553 ⁽³⁾ |
| I/O | - | - | P146 | P170 | E18 | F15 | 556 ⁽³⁾ |
| I/O | - | - | P147 | P171 | D19 | E19 | 559 ⁽³⁾ |
| I/O | - | - | P148 | P172 | C20 | E17 | 562 ⁽³⁾ |
| I/O (D1 ⁽²⁾) | P70 | P101 | P149 | P173 | E17 | E16 | 565 ⁽³⁾ |
| I/O | P71 | P102 | P150 | P174 | D18 | D19 | 568 ⁽³⁾ |
| I/O | - | P103 | P151 | P175 | C19 | C19 | 571 ⁽³⁾ |
| I/O | - | P104 | P152 | P176 | B20 | B19 | 574 ⁽³⁾ |
| I/O (D0 ⁽²⁾ , DIN) | P72 | P105 | P153 | P177 | C18 | C18 | 577 ⁽³⁾ |
| I/O, SGCK4 ⁽¹⁾ , GCK6 ⁽²⁾ (DOUT) | P73 | P106 | P154 | P178 | B19 | B18 | 580 ⁽³⁾ |
| CCLK | P74 | P107 | P155 | P179 | A20 | A19 | - |
| VCC | P75 | P108 | P156 | P180 | VCC ⁽⁴⁾ | C17 | - |
| O, TDO | P76 | P109 | P157 | P181 | A19 | B17 | 0 |
| GND | P77 | P110 | P158 | P182 | GND ⁽⁴⁾ | GND ⁽⁴⁾ | - |
| I/O | P78 | P111 | P159 | P183 | B18 | A18 | 2 |
| I/O, PGCK4 ⁽¹⁾ , GCK7 ⁽²⁾ | P79 | P112 | P160 | P184 | B17 | A17 | 5 |
| I/O | - | P113 | P161 | P185 | C17 | D16 | 8 |
| I/O | - | P114 | P162 | P186 | D16 | C16 | 11 |
| I/O (CS1 ⁽²⁾) | P80 | P115 | P163 | P187 | A18 | B16 | 14 |
| I/O | P81 | P116 | P164 | P188 | A17 | A16 | 17 |
| I/O | - | - | P165 | P189 | C16 | D15 | 20 |

XCS40 and XCS40XL Device Pinouts

| XCS40/XL Pad Name | PQ208 | PQ240 | BG256 | CS280 ^(2,5) | Bndry Scan |
|--|-------|-------|--------------------|------------------------|--------------------|
| GND | P25 | P29 | GND ⁽⁴⁾ | GND ⁽⁴⁾ | - |
| VCC | P26 | P30 | VCC ⁽⁴⁾ | VCC ⁽⁴⁾ | - |
| I/O | P27 | P31 | L2 | K3 | 254 |
| I/O | P28 | P32 | L3 | K4 | 257 |
| I/O | P29 | P33 | L4 | K5 | 260 |
| I/O | P30 | P34 | M1 | L1 | 263 |
| I/O | P31 | P35 | M2 | L2 | 266 |
| I/O | P32 | P36 | M3 | L3 | 269 |
| I/O | - | - | M4 | L4 | 272 |
| I/O | - | - | - | M1 | 275 |
| I/O | - | P38 | N1 | M2 | 278 |
| I/O | - | P39 | N2 | M3 | 281 |
| VCC | P33 | P40 | VCC ⁽⁴⁾ | VCC ⁽⁴⁾ | - |
| I/O | P34 | P41 | P1 | N1 | 284 |
| I/O | P35 | P42 | P2 | N2 | 287 |
| I/O | P36 | P43 | R1 | N3 | 290 |
| I/O | P37 | P44 | P3 | N4 | 293 |
| GND | P38 | P45 | GND ⁽⁴⁾ | GND ⁽⁴⁾ | - |
| I/O | - | P46 | T1 | P1 | 296 |
| I/O | P39 | P47 | R3 | P2 | 299 |
| I/O | P40 | P48 | T2 | P3 | 302 |
| I/O | P41 | P49 | U1 | P4 | 305 |
| I/O | P42 | P50 | T3 | P5 | 308 |
| I/O | P43 | P51 | U2 | R1 | 311 |
| I/O | - | - | - | R2 | 314 |
| I/O | - | - | - | R4 | 317 |
| I/O | P44 | P52 | V1 | T1 | 320 |
| I/O | P45 | P53 | T4 | T2 | 323 |
| I/O | P46 | P54 | U3 | T3 | 326 |
| I/O | P47 | P55 | V2 | U1 | 329 |
| I/O | P48 | P56 | W1 | V1 | 332 |
| I/O, SGCK2 ⁽¹⁾ , GCK2 ⁽²⁾ | P49 | P57 | V3 | U2 | 335 |
| Not Connected ⁽¹⁾ M1 ⁽²⁾ | P50 | P58 | W2 | V2 | 338 |
| GND | P51 | P59 | GND ⁽⁴⁾ | GND ⁽⁴⁾ | - |
| MODE ⁽¹⁾ , M0 ⁽²⁾ | P52 | P60 | Y1 | W1 | 341 |
| VCC | P53 | P61 | VCC ⁽⁴⁾ | VCC ⁽⁴⁾ | - |
| Not Connected ⁽¹⁾ PWRDWN ⁽²⁾ | P54 | P62 | W3 | V3 | 342 ⁽¹⁾ |
| I/O, PGCK2 ⁽¹⁾ , GCK3 ⁽²⁾ | P55 | P63 | Y2 | W2 | 343 ⁽³⁾ |

XCS40 and XCS40XL Device Pinouts

| XCS40/XL Pad Name | PQ208 | PQ240 | BG256 | CS280 ^(2,5) | Bndry Scan |
|-------------------|-------|-------|--------------------|------------------------|--------------------|
| I/O (HDC) | P56 | P64 | W4 | W3 | 346 ⁽³⁾ |
| I/O | P57 | P65 | V4 | T4 | 349 ⁽³⁾ |
| I/O | P58 | P66 | U5 | U4 | 352 ⁽³⁾ |
| I/O | P59 | P67 | Y3 | V4 | 355 ⁽³⁾ |
| I/O (LDC) | P60 | P68 | Y4 | W4 | 358 ⁽³⁾ |
| I/O | - | - | - | R5 | 361 ⁽³⁾ |
| I/O | - | - | - | U5 | 364 ⁽³⁾ |
| I/O | P61 | P69 | V5 | T5 | 367 ⁽³⁾ |
| I/O | P62 | P70 | W5 | W5 | 370 ⁽³⁾ |
| I/O | P63 | P71 | Y5 | R6 | 373 ⁽³⁾ |
| I/O | P64 | P72 | V6 | U6 | 376 ⁽³⁾ |
| I/O | P65 | P73 | W6 | V6 | 379 ⁽³⁾ |
| I/O | - | P74 | Y6 | T6 | 382 ⁽³⁾ |
| GND | P66 | P75 | GND ⁽⁴⁾ | GND ⁽⁴⁾ | - |
| I/O | P67 | P76 | W7 | W6 | 385 ⁽³⁾ |
| I/O | P68 | P77 | Y7 | U7 | 388 ⁽³⁾ |
| I/O | P69 | P78 | V8 | V7 | 391 ⁽³⁾ |
| I/O | P70 | P79 | W8 | W7 | 394 ⁽³⁾ |
| VCC | P71 | P80 | VCC ⁽⁴⁾ | VCC ⁽⁴⁾ | - |
| I/O | P72 | P81 | Y8 | W8 | 397 ⁽³⁾ |
| I/O | P73 | P82 | U9 | U8 | 400 ⁽³⁾ |
| I/O | - | - | V9 | V8 | 403 ⁽³⁾ |
| I/O | - | - | W9 | T8 | 406 ⁽³⁾ |
| I/O | - | P84 | Y9 | W9 | 409 ⁽³⁾ |
| I/O | - | P85 | W10 | V9 | 412 ⁽³⁾ |
| I/O | P74 | P86 | V10 | U9 | 415 ⁽³⁾ |
| I/O | P75 | P87 | Y10 | T9 | 418 ⁽³⁾ |
| I/O | P76 | P88 | Y11 | W10 | 421 ⁽³⁾ |
| I/O (INIT) | P77 | P89 | W11 | V10 | 424 ⁽³⁾ |
| VCC | P78 | P90 | VCC ⁽⁴⁾ | VCC ⁽⁴⁾ | VCC ⁽⁴⁾ |
| GND | P79 | P91 | GND ⁽⁴⁾ | GND ⁽⁴⁾ | - |
| I/O | P80 | P92 | V11 | T10 | 427 ⁽³⁾ |
| I/O | P81 | P93 | U11 | R10 | 430 ⁽³⁾ |
| I/O | P82 | P94 | Y12 | W11 | 433 ⁽³⁾ |
| I/O | P83 | P95 | W12 | V11 | 436 ⁽³⁾ |
| I/O | P84 | P96 | V12 | U11 | 439 ⁽³⁾ |
| I/O | P85 | P97 | U12 | T11 | 442 ⁽³⁾ |
| I/O | - | - | Y13 | W12 | 445 ⁽³⁾ |
| I/O | - | - | W13 | V12 | 448 ⁽³⁾ |
| I/O | - | P99 | V13 | U12 | 451 ⁽³⁾ |
| I/O | - | P100 | Y14 | T12 | 454 ⁽³⁾ |
| VCC | P86 | P101 | VCC ⁽⁴⁾ | VCC ⁽⁴⁾ | - |
| I/O | P87 | P102 | Y15 | V13 | 457 ⁽³⁾ |
| I/O | P88 | P103 | V14 | U13 | 460 ⁽³⁾ |
| I/O | P89 | P104 | W15 | T13 | 463 ⁽³⁾ |

XCS40 and XCS40XL Device Pinouts

| XCS40/XL Pad Name | PQ208 | PQ240 | BG256 | CS280 ^(2,5) | Bndry Scan |
|---|-------|-------|--------------------|------------------------|--------------------|
| I/O | P90 | P105 | Y16 | W14 | 466 ⁽³⁾ |
| GND | P91 | P106 | GND ⁽⁴⁾ | GND ⁽⁴⁾ | - |
| I/O | - | P107 | V15 | V14 | 469 ⁽³⁾ |
| I/O | P92 | P108 | W16 | U14 | 472 ⁽³⁾ |
| I/O | P93 | P109 | Y17 | T14 | 475 ⁽³⁾ |
| I/O | P94 | P110 | V16 | R14 | 478 ⁽³⁾ |
| I/O | P95 | P111 | W17 | W15 | 481 ⁽³⁾ |
| I/O | P96 | P112 | Y18 | U15 | 484 ⁽³⁾ |
| I/O | - | - | - | T15 | 487 ⁽³⁾ |
| I/O | - | - | - | W16 | 490 ⁽³⁾ |
| I/O | P97 | P113 | U16 | V16 | 493 ⁽³⁾ |
| I/O | P98 | P114 | V17 | U16 | 496 ⁽³⁾ |
| I/O | P99 | P115 | W18 | W17 | 499 ⁽³⁾ |
| I/O | P100 | P116 | Y19 | W18 | 502 ⁽³⁾ |
| I/O | P101 | P117 | V18 | V17 | 505 ⁽³⁾ |
| I/O, SGCK3 ⁽¹⁾ , GCK4 ⁽²⁾ | P102 | P118 | W19 | V18 | 508 ⁽³⁾ |
| GND | P103 | P119 | GND ⁽⁴⁾ | GND ⁽⁴⁾ | - |
| DONE | P104 | P120 | Y20 | W19 | - |
| VCC | P105 | P121 | VCC ⁽⁴⁾ | VCC ⁽⁴⁾ | - |
| PROGRAM | P106 | P122 | V19 | U18 | - |
| I/O (D7 ⁽²⁾) | P107 | P123 | U19 | V19 | 511 ⁽³⁾ |
| I/O, PGCK3 ⁽¹⁾ , GCK5 ⁽²⁾ | P108 | P124 | U18 | U19 | 514 ⁽³⁾ |
| I/O | P109 | P125 | T17 | T16 | 517 ⁽³⁾ |
| I/O | P110 | P126 | V20 | T17 | 520 ⁽³⁾ |
| I/O | - | P127 | U20 | T18 | 523 ⁽³⁾ |
| I/O | P111 | P128 | T18 | T19 | 526 ⁽³⁾ |
| I/O | - | - | - | R15 | 529 ⁽³⁾ |
| I/O | - | - | - | R17 | 523 ⁽³⁾ |
| I/O (D6 ⁽²⁾) | P112 | P129 | T19 | R16 | 535 ⁽³⁾ |
| I/O | P113 | P130 | T20 | R19 | 538 ⁽³⁾ |
| I/O | P114 | P131 | R18 | P15 | 541 ⁽³⁾ |
| I/O | P115 | P132 | R19 | P17 | 544 ⁽³⁾ |
| I/O | P116 | P133 | R20 | P18 | 547 ⁽³⁾ |
| I/O | P117 | P134 | P18 | P16 | 550 ⁽³⁾ |
| GND | P118 | P135 | GND ⁽⁴⁾ | GND ⁽⁴⁾ | - |
| I/O | - | P136 | P20 | P19 | 553 ⁽³⁾ |
| I/O | - | P137 | N18 | N17 | 556 ⁽³⁾ |
| I/O | P119 | P138 | N19 | N18 | 559 ⁽³⁾ |
| I/O | P120 | P139 | N20 | N19 | 562 ⁽³⁾ |
| VCC | P121 | P140 | VCC ⁽⁴⁾ | VCC ⁽⁴⁾ | - |
| I/O (D5 ⁽²⁾) | P122 | P141 | M17 | M19 | 565 ⁽³⁾ |
| I/O | P123 | P142 | M18 | M17 | 568 ⁽³⁾ |

XCS40 and XCS40XL Device Pinouts

| XCS40/XL Pad Name | PQ208 | PQ240 | BG256 | CS280 ^(2,5) | Bndry Scan |
|--|-------|-------|--------------------|------------------------|--------------------|
| I/O | - | - | - | M18 | 571 ⁽³⁾ |
| I/O | - | - | M19 | M16 | 574 ⁽³⁾ |
| I/O | P124 | P144 | M20 | L19 | 577 ⁽³⁾ |
| I/O | P125 | P145 | L19 | L18 | 580 ⁽³⁾ |
| I/O | P126 | P146 | L18 | L17 | 583 ⁽³⁾ |
| I/O | P127 | P147 | L20 | L16 | 586 ⁽³⁾ |
| I/O (D4 ⁽²⁾) | P128 | P148 | K20 | K19 | 589 ⁽³⁾ |
| I/O | P129 | P149 | K19 | K18 | 592 ⁽³⁾ |
| VCC | P130 | P150 | VCC ⁽⁴⁾ | VCC ⁽⁴⁾ | - |
| GND | P131 | P151 | GND ⁽⁴⁾ | GND ⁽⁴⁾ | - |
| I/O (D3 ⁽²⁾) | P132 | P152 | K18 | K16 | 595 ⁽³⁾ |
| I/O | P133 | P153 | K17 | K15 | 598 ⁽³⁾ |
| I/O | P134 | P154 | J20 | J19 | 601 ⁽³⁾ |
| I/O | P135 | P155 | J19 | J18 | 604 ⁽³⁾ |
| I/O | P136 | P156 | J18 | J17 | 607 ⁽³⁾ |
| I/O | P137 | P157 | J17 | J16 | 610 ⁽³⁾ |
| I/O | - | - | H20 | H19 | 613 ⁽³⁾ |
| I/O | - | - | - | H18 | 616 ⁽³⁾ |
| I/O (D2 ⁽²⁾) | P138 | P159 | H19 | H17 | 619 ⁽³⁾ |
| I/O | P139 | P160 | H18 | H16 | 622 ⁽³⁾ |
| VCC | P140 | P161 | VCC ⁽⁴⁾ | VCC ⁽⁴⁾ | - |
| I/O | P141 | P162 | G19 | G18 | 625 ⁽³⁾ |
| I/O | P142 | P163 | F20 | G17 | 628 ⁽³⁾ |
| I/O | - | P164 | G18 | G16 | 631 ⁽³⁾ |
| I/O | - | P165 | F19 | F19 | 634 ⁽³⁾ |
| GND | P143 | P166 | GND ⁽⁴⁾ | GND ⁽⁴⁾ | - |
| I/O | - | P167 | F18 | F18 | 637 ⁽³⁾ |
| I/O | P144 | P168 | E19 | F17 | 640 ⁽³⁾ |
| I/O | P145 | P169 | D20 | F16 | 643 ⁽³⁾ |
| I/O | P146 | P170 | E18 | F15 | 646 ⁽³⁾ |
| I/O | P147 | P171 | D19 | E19 | 649 ⁽³⁾ |
| I/O | P148 | P172 | C20 | E17 | 652 ⁽³⁾ |
| I/O (D1 ⁽²⁾) | P149 | P173 | E17 | E16 | 655 ⁽³⁾ |
| I/O | P150 | P174 | D18 | D19 | 658 ⁽³⁾ |
| I/O | - | - | - | D18 | 661 ⁽³⁾ |
| I/O | - | - | - | D17 | 664 ⁽³⁾ |
| I/O | P151 | P175 | C19 | C19 | 667 ⁽³⁾ |
| I/O | P152 | P176 | B20 | B19 | 670 ⁽³⁾ |
| I/O (D0 ⁽²⁾ , DIN) | P153 | P177 | C18 | C18 | 673 ⁽³⁾ |
| I/O, SGCK4 ⁽¹⁾ , GCK6 ⁽²⁾ (DOUT) | P154 | P178 | B19 | B18 | 676 ⁽³⁾ |
| CCLK | P155 | P179 | A20 | A19 | - |
| VCC | P156 | P180 | VCC ⁽⁴⁾ | VCC ⁽⁴⁾ | - |

XCS40 and XCS40XL Device Pinouts

| XCS40/XL Pad Name | PQ208 | PQ240 | BG256 | CS280 ^(2,5) | Bndry Scan |
|---|-------|-------|--------------------|------------------------|------------|
| O, TDO | P157 | P181 | A19 | B17 | 0 |
| GND | P158 | P182 | GND ⁽⁴⁾ | GND ⁽⁴⁾ | - |
| I/O | P159 | P183 | B18 | A18 | 2 |
| I/O, PGCK4 ⁽¹⁾ , GCK7 ⁽²⁾ | P160 | P184 | B17 | A17 | 5 |
| I/O | P161 | P185 | C17 | D16 | 8 |
| I/O | P162 | P186 | D16 | C16 | 11 |
| I/O (CS1 ⁽²⁾) | P163 | P187 | A18 | B16 | 14 |
| I/O | P164 | P188 | A17 | A16 | 17 |
| I/O | - | - | - | E15 | 20 |
| I/O | - | - | - | C15 | 23 |
| I/O | P165 | P189 | C16 | D15 | 26 |
| I/O | - | P190 | B16 | A15 | 29 |
| I/O | P166 | P191 | A16 | E14 | 32 |
| I/O | P167 | P192 | C15 | C14 | 35 |
| I/O | P168 | P193 | B15 | B14 | 38 |
| I/O | P169 | P194 | A15 | D14 | 41 |
| GND | P170 | P196 | GND ⁽⁴⁾ | GND ⁽⁴⁾ | - |
| I/O | P171 | P197 | B14 | A14 | 44 |
| I/O | P172 | P198 | A14 | C13 | 47 |
| I/O | - | P199 | C13 | B13 | 50 |
| I/O | - | P200 | B13 | A13 | 53 |
| VCC | P173 | P201 | VCC ⁽⁴⁾ | VCC ⁽⁴⁾ | - |
| I/O | - | - | A13 | A12 | 56 |
| I/O | - | - | D12 | C12 | 59 |
| I/O | P174 | P202 | C12 | B12 | 62 |
| I/O | P175 | P203 | B12 | D12 | 65 |
| I/O | P176 | P205 | A12 | A11 | 68 |
| I/O | P177 | P206 | B11 | B11 | 71 |
| I/O | P178 | P207 | C11 | C11 | 74 |
| I/O | P179 | P208 | A11 | D11 | 77 |
| I/O | P180 | P209 | A10 | A10 | 80 |
| I/O | P181 | P210 | B10 | B10 | 83 |
| GND | P182 | P211 | GND ⁽⁴⁾ | GND ⁽⁴⁾ | - |

2/8/00

Notes:

1. 5V Spartan family only
2. 3V Spartan-XL family only
3. The "PWRDWN" on the XCS40XL is not part of the Boundary Scan chain. For the XCS40XL, subtract 1 from all Boundary Scan numbers from GCK3 on (343 and higher).
4. Pads labeled GND⁽⁴⁾ or VCC⁽⁴⁾ are internally bonded to Ground or VCC planes within the package.
5. CS280 package discontinued by [PDN2004-01](#)

Additional XCS40/XL Package Pins

PQ240

| GND Pins | | | | | |
|--------------------|------|-----|-----|------|------|
| P22 | P37 | P83 | P98 | P143 | P158 |
| P204 | P219 | - | - | - | - |
| Not Connected Pins | | | | | |
| P195 | - | - | - | - | - |

2/12/98

BG256

| VCC Pins | | | | | |
|----------|-----|-----|-----|-----|-----|
| C14 | D6 | D7 | D11 | D14 | D15 |
| E20 | F1 | F4 | F17 | G4 | G17 |
| K4 | L17 | P4 | P17 | P19 | R2 |
| R4 | R17 | U6 | U7 | U10 | U14 |
| U15 | V7 | W20 | - | - | - |
| GND Pins | | | | | |
| A1 | B7 | D4 | D8 | D13 | D17 |
| G20 | H4 | H17 | N3 | N4 | N17 |
| U4 | U8 | U13 | U17 | W14 | - |

6/17/97

CS280

| VCC Pins | | | | | |
|----------|-----|-----|-----|-----|-----|
| A1 | A7 | B5 | B15 | C10 | C17 |
| D13 | E3 | E18 | G1 | G19 | K2 |
| K17 | M4 | N16 | R3 | R18 | T7 |
| U3 | U10 | U17 | V5 | V15 | W13 |
| GND Pins | | | | | |
| E5 | E7 | E8 | E9 | E11 | E12 |
| E13 | G5 | G15 | H5 | H15 | J5 |
| J15 | L5 | L15 | M5 | M15 | N5 |
| N15 | R7 | R8 | R9 | R11 | R12 |
| R13 | - | - | - | - | - |

5/19/99

Product Availability

Table 19 shows the packages and speed grades for Spartan/XL devices. Table 20 shows the number of user I/Os available for each device/package combination.

Table 19: Component Availability Chart for Spartan/XL FPGAs

| Device | Pins | 84 | 100 | 144 | 144 | 208 | 240 | 256 | 280 |
|---------|------|---------------------|----------------------|----------------------|--------------|--------------|--------------|----------------------|----------------------|
| | Type | Plastic PLCC | Plastic VQFP | Chip Scale | Plastic TQFP | Plastic PQFP | Plastic PQFP | Plastic BGA | Chip Scale |
| | Code | PC84 ⁽³⁾ | VQ100 ⁽³⁾ | CS144 ⁽³⁾ | TQ144 | PQ208 | PQ240 | BG256 ⁽³⁾ | CS280 ⁽³⁾ |
| XCS05 | -3 | C ⁽³⁾ | C, I | - | - | - | - | - | - |
| | -4 | C ⁽³⁾ | C | - | - | - | - | - | - |
| XCS10 | -3 | C ⁽³⁾ | C, I | - | C | - | - | - | - |
| | -4 | C ⁽³⁾ | C | - | C | - | - | - | - |
| XCS20 | -3 | - | C | - | C, I | C, I | - | - | - |
| | -4 | - | C | - | C | C | - | - | - |
| XCS30 | -3 | - | C ⁽³⁾ | - | C, I | C, I | C | C ⁽³⁾ | - |
| | -4 | - | C ⁽³⁾ | - | C | C | C | C ⁽³⁾ | - |
| XCS40 | -3 | - | - | - | - | C, I | C | C | - |
| | -4 | - | - | - | - | C | C | C | - |
| XCS05XL | -4 | C ⁽³⁾ | C, I | - | - | - | - | - | - |
| | -5 | C ⁽³⁾ | C | - | - | - | - | - | - |
| XCS10XL | -4 | C ⁽³⁾ | C, I | C ⁽³⁾ | C | - | - | - | - |
| | -5 | C ⁽³⁾ | C | C ⁽³⁾ | C | - | - | - | - |
| XCS20XL | -4 | - | C, I | C ⁽³⁾ | C, I | C, I | - | - | - |
| | -5 | - | C | C ⁽³⁾ | C | C | - | - | - |
| XCS30XL | -4 | - | C, I | - | C, I | C, I | C | C | C ⁽³⁾ |
| | -5 | - | C | - | C | C | C | C | C ⁽³⁾ |
| XCS40XL | -4 | - | - | - | - | C, I | C | C, I | C ⁽³⁾ |
| | -5 | - | - | - | - | C | C | C | C ⁽³⁾ |

6/25/08

Notes:

1. C = Commercial $T_J = 0^\circ$ to $+85^\circ\text{C}$
2. I = Industrial $T_J = -40^\circ\text{C}$ to $+100^\circ\text{C}$
3. PC84, CS144, and CS280 packages, and VQ100 and BG256 packages for XCS30 only, discontinued by [PDN2004-01](#)
4. Some Spartan-XL devices are available in Pb-free package options. The Pb-free packages insert a "G" in the package code. Contact Xilinx for availability.

Package Specifications

Package drawings and material declaration data sheets for the Spartan/XL devices can be found on the Xilinx website at:

www.xilinx.com/support/documentation/spartan-xl.htm#19687

Thermal data for the Spartan/XL packages can be found using the thermal query tool on the Xilinx website at:

www.xilinx.com/cgi-bin/thermal/thermal.pl

Revision History

The following table shows the revision history for this document.

| Date | Version | Description |
|----------|---------|--|
| 11/20/98 | 1.3 | Added Spartan-XL specs and Power Down. |
| 01/06/99 | 1.4 | All Spartan-XL -4 specs designated Preliminary with no changes. |
| 03/02/00 | 1.5 | Added CS package, updated Spartan-XL specs to Final. |
| 09/19/01 | 1.6 | Reformatted, updated power specs, clarified configuration information. Removed T_{SOL} soldering information from Absolute Maximum Ratings table. Changed Figure 26 : Slave Serial Mode Characteristics: T_{CCH} , T_{CCL} from 45 to 40 ns. Changed Master Mode Configuration Switching Characteristics: T_{CCLK} min. from 80 to 100 ns. Added Total Dist. RAM Bits to Table 1 ; added Start-Up, page 36 characteristics. |
| 06/27/02 | 1.7 | Clarified Express Mode pseudo daisy chain. Added new Industrial options. Clarified XCS30XL CS280 V_{CC} pinout. |
| 06/26/08 | 1.8 | Noted that PC84, CS144, and CS280 packages, and VQ100 and BG256 packages for XCS30 only, are discontinued by PDN2004-01 . Extended description of recommended maximum delay of reconfiguration in Delaying Configuration After Power-Up, page 35 . Added reference to Pb-free package options and provided link to Package Specifications, page 81 . Updated links. |
| 03/01/13 | 2.0 | The products listed in this data sheet are obsolete. See XCN10016 and XCN11010 for further information. |