



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | 400   |
| Number of Logic Elements/Cells | 950   |
| Total RAM Bits                 | 12800   |
| Number of I/O                  | 160   |
| Number of Gates                | 20000   |
| Voltage - Supply               | 4.5V ~ 5.5V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | -40°C ~ 100°C (TJ)  |
| Package / Case                 | 208-BFQFP   |
| Supplier Device Package        | 208-PQFP (28x28)  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/xilinx/xcs20-3pq208i">https://www.e-xfl.com/product-detail/xilinx/xcs20-3pq208i</a> |

Spartan and Spartan-XL devices provide system clock rates exceeding 80 MHz and internal performance in excess of 150 MHz. In addition to the conventional benefit of high volume programmable logic solutions, Spartan series FPGAs also offer on-chip edge-triggered single-port and dual-port RAM, clock enables on all flip-flops, fast carry logic, and many other features.

The Spartan/XL families leverage the highly successful XC4000 architecture with many of that family's features and benefits. Technology advancements have been derived from the XC4000XLA process developments.

## Logic Functional Description

The Spartan series uses a standard FPGA structure as shown in [Figure 1, page 2](#). The FPGA consists of an array of configurable logic blocks (CLBs) placed in a matrix of routing channels. The input and output of signals is achieved through a set of input/output blocks (IOBs) forming a ring around the CLBs and routing channels.

- CLBs provide the functional elements for implementing the user's logic.
- IOBs provide the interface between the package pins and internal signal lines.
- Routing channels provide paths to interconnect the inputs and outputs of the CLBs and IOBs.

The functionality of each circuit block is customized during configuration by programming internal static memory cells. The values stored in these memory cells determine the logic functions and interconnections implemented in the FPGA.

## Configurable Logic Blocks (CLBs)

The CLBs are used to implement most of the logic in an FPGA. The principal CLB elements are shown in the simplified block diagram in [Figure 2](#). There are three look-up tables (LUT) which are used as logic function generators, two flip-flops and two groups of signal steering multiplexers. There are also some more advanced features provided by the CLB which will be covered in the [Advanced Features Description, page 13](#).

### Function Generators

Two 16 x 1 memory look-up tables (F-LUT and G-LUT) are used to implement 4-input function generators, each offering unrestricted logic implementation of any Boolean function of up to four independent input signals (F1 to F4 or G1 to G4). Using memory look-up tables the propagation delay is independent of the function implemented.

A third 3-input function generator (H-LUT) can implement any Boolean function of its three inputs. Two of these inputs are controlled by programmable multiplexers (see box "A" of [Figure 2](#)). These inputs can come from the F-LUT or G-LUT outputs or from CLB inputs. The third input always comes from a CLB input. The CLB can, therefore, implement certain functions of up to nine inputs, like parity checking. The three LUTs in the CLB can also be combined to do any arbitrarily defined Boolean function of five inputs.




Figure 2: Spartan/XL Simplified CLB Logic Diagram (some features not shown)

A CLB can implement any of the following functions:

- Any function of up to four variables, plus any second function of up to four unrelated variables, plus any third function of up to three unrelated variables

**Note:** When three separate functions are generated, one of the function outputs must be captured in a flip-flop internal to the CLB. Only two unregistered function generator outputs are available from the CLB.

- Any single function of five variables
- Any function of four variables together with some functions of six variables
- Some functions of up to nine variables.

Implementing wide functions in a single block reduces both the number of blocks required and the delay in the signal path, achieving both increased capacity and speed.

The versatility of the CLB function generators significantly improves system speed. In addition, the design-software tools can deal with each function generator independently. This flexibility improves cell usage.

### Flip-Flops

Each CLB contains two flip-flops that can be used to register (store) the function generator outputs. The flip-flops and function generators can also be used independently (see Figure 2). The CLB input DIN can be used as a direct input to either of the two flip-flops. H1 can also drive either flip-flop via the H-LUT with a slight additional delay.

The two flip-flops have common clock (CK), clock enable (EC) and set/reset (SR) inputs. Internally both flip-flops are also controlled by a global initialization signal (GSR) which is described in detail in **Global Signals: GSR and GTS**, page 20.

### Latches (Spartan-XL Family Only)

The Spartan-XL family CLB storage elements can also be configured as latches. The two latches have common clock (K) and clock enable (EC) inputs. Functionality of the storage element is described in Table 2.

Table 4: Supported Sources for Spartan/XL Inputs

| Source   | Spartan Inputs |                 | Spartan-XL Inputs |
|--|----------------|-----------------|-------------------|
|  | 5V, TTL        | 5V, CMOS        | 3.3V CMOS         |
| Any device, $V_{CC} = 3.3V$ , CMOS outputs                     | ✓              | Unreliable Data | ✓                 |
| Spartan family, $V_{CC} = 5V$ , TTL outputs                    | ✓              |                 | ✓                 |
| Any device, $V_{CC} = 5V$ , TTL outputs ( $V_{OH} \leq 3.7V$ ) | ✓              |                 | ✓                 |
| Any device, $V_{CC} = 5V$ , CMOS outputs                       | ✓              | ✓               | ✓ (default mode)  |

Table 5: I/O Standards Supported by Spartan-XL FPGAs

| Signaling Standard | VCC Clamping | Output Drive | $V_{IH\ MAX}$ | $V_{IH\ MIN}$   | $V_{IL\ MAX}$   | $V_{OH\ MIN}$   | $V_{OL\ MAX}$   |
|--------------------|--------------|--------------|---------------|-----------------|-----------------|-----------------|-----------------|
| TTL                | Not allowed  | 12/24 mA     | 5.5           | 2.0             | 0.8             | 2.4             | 0.4             |
| LVTTL              | OK           | 12/24 mA     | 3.6           | 2.0             | 0.8             | 2.4             | 0.4             |
| PCI5V              | Not allowed  | 24 mA        | 5.5           | 2.0             | 0.8             | 2.4             | 0.4             |
| PCI3V              | Required     | 12 mA        | 3.6           | 50% of $V_{CC}$ | 30% of $V_{CC}$ | 90% of $V_{CC}$ | 10% of $V_{CC}$ |
| LVC MOS 3V         | OK           | 12/24 mA     | 3.6           | 50% of $V_{CC}$ | 30% of $V_{CC}$ | 90% of $V_{CC}$ | 10% of $V_{CC}$ |

#### Additional Fast Capture Input Latch (Spartan-XL Family Only)

The Spartan-XL family OB has an additional optional latch on the input. This latch is clocked by the clock used for the output flip-flop rather than the input clock. Therefore, two different clocks can be used to clock the two input storage elements. This additional latch allows the fast capture of input data, which is then synchronized to the internal clock by the IOB flip-flop or latch.

To place the Fast Capture latch in a design, use one of the special library symbols, ILFFX or ILFLX. ILFFX is a transparent-Low Fast Capture latch followed by an active High input flip-flop. ILFLX is a transparent Low Fast Capture latch followed by a transparent High input latch. Any of the clock inputs can be inverted before driving the library element, and the inverter is absorbed into the IOB.

#### IOB Output Signal Path

Output signals can be optionally inverted within the IOB, and can pass directly to the output buffer or be stored in an edge-triggered flip-flop and then to the output buffer. The functionality of this flip-flop is shown in Table 6.


#### Spartan-XL Family $V_{CC}$ Clamping

Spartan-XL FPGAs have an optional clamping diode connected from each I/O to  $V_{CC}$ . When enabled they clamp ringing transients back to the 3.3V supply rail. This clamping action is required in 3.3V PCI applications.  $V_{CC}$  clamping is a global option affecting all I/O pins.


Spartan-XL devices are fully 5V TTL I/O compatible if  $V_{CC}$  clamping is not enabled. With  $V_{CC}$  clamping enabled, the Spartan-XL devices will begin to clamp input voltages to one diode voltage drop above  $V_{CC}$ . If enabled, TTL I/O compatibility is maintained but full 5V I/O tolerance is sacrificed. The user may select either 5V tolerance (default) or 3.3V PCI compatibility. In both cases negative voltage is clamped to one diode voltage drop below ground.


Spartan-XL devices are compatible with TTL, LVTTL, PCI 3V, PCI 5V and LVCMOS signalling. The various standards are illustrated in Table 5.

Table 6: Output Flip-Flop Functionality

| Mode            | Clock   | Clock Enable | T  | D | Q  |
|-----------------|---|--------------|----|---|----|
| Power-Up or GSR | X   | X            | 0* | X | SR |
| Flip-Flop       | X   | 0            | 0* | X | Q  |
|                 |  | 1*           | 0* | D | D  |
|                 | X   | X            | 1  | X | Z  |
|                 | 0   | X            | 0* | X | Q  |

#### Legend:

|   |  |
|---|--|
| X   | Don't care                                   |
|  | Rising edge (clock not inverted).            |
| SR  | Set or Reset value. Reset is default.        |
| 0*  | Input is Low or unconnected (default value)  |
| 1*  | Input is High or unconnected (default value) |
| Z   | 3-state                                      |



DS060\_10\_081100

Figure 10: Programmable Switch Matrix

### Double-Length Lines

The double-length lines consist of a grid of metal segments, each twice as long as the single-length lines: they run past two CLBs before entering a PSM. Double-length lines are grouped in pairs with the PSMs staggered, so that each line goes through a PSM at every other row or column of CLBs (see Figure 8).

There are four vertical and four horizontal double-length lines associated with each CLB. These lines provide faster signal routing over intermediate distances, while retaining routing flexibility.

### Longlines

Longlines form a grid of metal interconnect segments that run the entire length or width of the array. Longlines are intended for high fan-out, time-critical signal nets, or nets that are distributed over long distances.

Each Spartan/XL device longline has a programmable splitter switch at its center. This switch can separate the line into two independent routing channels, each running half the width or height of the array.

Routing connectivity of the longlines is shown in Figure 8. The longlines also interface to some 3-state buffers which is described later in **3-State Long Line Drivers**, page 19.

### I/O Routing

Spartan/XL devices have additional routing around the IOB ring. This routing is called a VersaRing. The VersaRing facilitates pin-swapping and redesign without affecting board layout. Included are eight double-length lines, and four longlines.

### Global Nets and Buffers

The Spartan/XL devices have dedicated global networks. These networks are designed to distribute clocks and other high fanout control signals throughout the devices with minimal skew.

Four vertical longlines in each CLB column are driven exclusively by special global buffers. These longlines are in addition to the vertical longlines used for standard interconnect. In the 5V Spartan devices, the four global lines can be driven by either of two types of global buffers; Primary Global buffers (BUFGP) or Secondary Global buffers (BUFGS). Each of these lines can be accessed by one particular Primary Global buffer, or by any of the Secondary Global buffers, as shown in Figure 11. In the 3V Spartan-XL devices, the four global lines can be driven by any of the eight Global Low-Skew Buffers (BUFGLS). The clock pins of every CLB and IOB can also be sourced from local interconnect.

- The 16 x 1 single-port configuration contains a RAM array with 16 locations, each one-bit wide. One 4-bit address decoder determines the RAM location for write and read operations. There is one input for writing data and one output for reading data, all at the selected address.
- The (16 x 1) x 2 single-port configuration combines two 16 x 1 single-port configurations (each according to the preceding description). There is one data input, one data output and one address decoder for each array. These arrays can be addressed independently.
- The 32 x 1 single-port configuration contains a RAM array with 32 locations, each one-bit wide. There is one data input, one data output, and one 5-bit address decoder.
- The dual-port mode 16 x 1 configuration contains a RAM array with 16 locations, each one-bit wide. There are two 4-bit address decoders, one for each port. One port consists of an input for writing and an output for reading, all at a selected address. The other port consists of one output for reading from an independently selected address.

The appropriate choice of RAM configuration mode for a given design should be based on timing and resource requirements, desired functionality, and the simplicity of the design process. Selection criteria include the following: Whereas the 32 x 1 single-port, the (16 x 1) x 2 single-port, and the 16 x 1 dual-port configurations each use one entire CLB, the 16 x 1 single-port configuration uses only one half of a CLB. Due to its simultaneous read/write capability, the dual-port RAM can transfer twice as much data as the single-port RAM, which permits only one data operation at any given time.

CLB memory configuration options are selected by using the appropriate library symbol in the design entry.


### Single-Port Mode

There are three CLB memory configurations for the single-port RAM: 16 x 1, (16 x 1) x 2, and 32 x 1, the functional organization of which is shown in Figure 12.

The single-port RAM signals and the CLB signals (Figure 2, page 4) from which they are originally derived are shown in Table 9.

Table 9: Single-Port RAM Signals

| RAM Signal       | Function                   | CLB Signal                           |
|------------------|----------------------------|--------------------------------------|
| D0 or D1         | Data In                    | DIN or H1                            |
| A[3:0]           | Address                    | F[4:1] or G[4:1]                     |
| A4 (32 x 1 only) | Address                    | H1                                   |
| WE               | Write Enable               | SR                                   |
| WCLK             | Clock                      | K                                    |
| SPO              | Single Port Out (Data Out) | F <sub>OUT</sub> or G <sub>OUT</sub> |



DS060\_12\_043010

### Notes:

1. The (16 x 1) x 2 configuration combines two 16 x 1 single-port RAMs, each with its own independent address bus and data input. The same WE and WCLK signals are connected to both RAMs.
2. n = 4 for the 16 x 1 and (16 x 1) x 2 configurations. n = 5 for the 32 x 1 configuration.

Figure 12: Logic Diagram for the Single-Port RAM

Writing data to the single-port RAM is essentially the same as writing to a data register. It is an edge-triggered (synchronous) operation performed by applying an address to the A inputs and data to the D input during the active edge of WCLK while WE is High.

The timing relationships are shown in Figure 13. The High logic level on WE enables the input data register for writing. The active edge of WCLK latches the address, input data, and WE signals. Then, an internal write pulse is generated that loads the data into the memory cell.

and Spartan-XL families, speeding up arithmetic and counting functions.

The carry chain in 5V Spartan devices can run either up or down. At the top and bottom of the columns where there are no CLBs above and below, the carry is propagated to the right. The default is always to propagate up the column, as shown in the figures. The carry chain in Spartan-XL devices can only run up the column, providing even higher speed.

Figure 16, page 18 shows a Spartan/XL FPGA CLB with dedicated fast carry logic. The carry logic shares operand

and control inputs with the function generators. The carry outputs connect to the function generators, where they are combined with the operands to form the sums.

Figure 17, page 19 shows the details of the Spartan/XL FPGA carry logic. This diagram shows the contents of the box labeled "CARRY LOGIC" in Figure 16.

The fast carry logic can be accessed by placing special library symbols, or by using Xilinx Relationally Placed Macros (RPMs) that already include these symbols.

Figure 20 is a diagram of the Spartan/XL FPGA boundary scan logic. It includes three bits of Data Register per IOB, the IEEE 1149.1 Test Access Port controller, and the Instruction Register with decodes.

Spartan/XL devices can also be configured through the boundary scan logic. See **Configuration Through the Boundary Scan Pins**, page 37.

### Data Registers

The primary data register is the boundary scan register. For each IOB pin in the FPGA, bonded or not, it includes three bits for In, Out and 3-state Control. Non-IOB pins have appropriate partial bit population for In or Out only. PROGRAM, CCLK and DONE are not included in the boundary scan register. Each EXTEST CAPTURE-DR state captures all In, Out, and 3-state pins.

The data register also includes the following non-pin bits: TDO.T, and TDO.O, which are always bits 0 and 1 of the data register, respectively, and BSCANT.UPD, which is always the last bit of the data register. These three boundary scan bits are special-purpose Xilinx test signals.

The other standard data register is the single flip-flop BYPASS register. It synchronizes data being passed through the FPGA to the next downstream boundary scan device.

The FPGA provides two additional data registers that can be specified using the BSCAN macro. The FPGA provides two user pins (BSCAN.SEL1 and BSCAN.SEL2) which are the decodes of two user instructions. For these instructions, two corresponding pins (BSCAN.TDO1 and BSCAN.TDO2) allow user scan data to be shifted out on TDO. The data register clock (BSCAN.DRCK) is available for control of test logic which the user may wish to implement with CLBs. The NAND of TCK and RUN-TEST-IDLE is also provided (BSCAN.IDLE).

### Instruction Set

The Spartan/XL FPGA boundary scan instruction set also includes instructions to configure the device and read back the configuration data. The instruction set is coded as shown in Table 12.

Even if the boundary scan symbol is used in a design, the input pins TMS, TCK, and TDI can still be used as inputs to be routed to internal logic. Care must be taken not to force the chip into an undesired boundary scan state by inadvertently applying boundary scan input patterns to these pins. The simplest way to prevent this is to keep TMS High, and then apply whatever signal is desired to TDI and TCK.

### Avoiding Inadvertent Boundary Scan

If TMS or TCK is used as user I/O, care must be taken to ensure that at least one of these pins is held constant during configuration. In some applications, a situation may occur where TMS or TCK is driven during configuration. This may cause the device to go into boundary scan mode and disrupt the configuration process.

To prevent activation of boundary scan during configuration, do either of the following:

- TMS: Tie High to put the Test Access Port controller in a benign RESET state.
- TCK: Tie High or Low—do not toggle this clock input.

For more information regarding boundary scan, refer to the Xilinx Application Note, "Boundary Scan in FPGA Devices."

### Boundary Scan Enhancements (Spartan-XL Family Only)

Spartan-XL devices have improved boundary scan functionality and performance in the following areas:

**IDCODE:** The IDCODE register is supported. By using the IDCODE, the device connected to the JTAG port can be determined. The use of the IDCODE enables selective configuration dependent on the FPGA found.

The IDCODE register has the following binary format:

```
vvvv:ffff:fffa:aaaa:aaaa:cccc:cccc:ccc1
```

where

c = the company code (49h for Xilinx)

a = the array dimension in CLBs (ranges from 0Ah for XCS05XL to 1Ch for XCS40XL)

f = the family code (02h for Spartan-XL family)

v = the die version number

Table 13: IDCODEs Assigned to Spartan-XL FPGAs

| FPGA    | IDCODE    |
|---------|-----------|
| XCS05XL | 0040A093h |
| XCS10XL | 0040E093h |
| XCS20XL | 00414093h |
| XCS30XL | 00418093h |
| XCS40XL | 0041C093h |

**Configuration State:** The configuration state is available to JTAG controllers.

**Configuration Disable:** The JTAG port can be prevented from configuring the FPGA.

**TCK Startup:** TCK can now be used to clock the start-up block in addition to other user clocks.

**CCLK Holdoff:** Changed the requirement for Boundary Scan Configure or EXTEST to be issued prior to the release of INIT pin and CCLK cycling.

**Reissue Configure:** The Boundary Scan Configure can be reissued to recover from an unfinished attempt to configure the device.


**Bypass FF:** Bypass FF and IOB is modified to provide DRCLOCK only during BYPASS for the bypass flip-flop, and during EXTEST or SAMPLE/PRELOAD for the IOB register.

### Power-Down (Spartan-XL Family Only)

All Spartan/XL devices use a combination of efficient segmented routing and advanced process technology to provide low power consumption under all conditions. The 3.3V Spartan-XL family adds a dedicated active Low power-down pin (PWRDWN) to reduce supply current to 100  $\mu$ A typical. The PWRDWN pin takes advantage of one of the unused No Connect locations on the 5V Spartan device. The user must de-select the "5V Tolerant I/Os" option in the Configuration Options to achieve the specified Power Down current. The PWRDWN pin has a default internal pull-up resistor, allowing it to be left unconnected if unused.

$V_{CC}$  must continue to be supplied during Power-down, and configuration data is maintained. When the PWRDWN pin is pulled Low, the input and output buffers are disabled. The inputs are internally forced to a logic Low level, including the MODE pins, DONE, CCLK, and TDO, and all internal pull-up resistors are turned off. The PROGRAM pin is not affected by Power Down. The GSR net is asserted during Power Down, initializing all the flip-flops to their start-up state.

PWRDWN has a minimum pulse width of 50 ns (Figure 23). On entering the Power-down state, the inputs will be disabled and the flip-flops set/reset, and then the outputs are disabled about 10 ns later. The user may prefer to assert the GTS or GSR signals before PWRDWN to affect the order of events. When the PWRDWN signal is returned High, the inputs will be enabled first, followed immediately by the release of the GSR signal initializing the flip-flops. About 10 ns later, the outputs will be enabled. Allow 50 ns after the release of PWRDWN before using the device.



DS060\_23\_041901

Figure 23: **PWRDWN** Pulse Timing

Power-down retains the configuration, but loses all data stored in the device flip-flops. All inputs are interpreted as Low, but the internal combinatorial logic is fully functional. Make sure that the combination of all inputs Low and all flip-flops set or reset in your design will not generate internal oscillations, or create permanent bus contention by activating internal bus drivers with conflicting data onto the same long line.

During configuration, the **PWRDWN** pin must be High. If the Power Down state is entered before or during configuration, the device will restart configuration once the **PWRDWN** signal is removed. Note that the configuration pins are affected by Power Down and may not reflect their normal function. If there is an external pull-up resistor on the DONE pin, it will be High during Power Down even if the device is not yet configured. Similarly, if **PWRDWN** is asserted before configuration is completed, the **INIT** pin will not indicate status information.

Note that the **PWRDWN** pin is not part of the Boundary Scan chain. Therefore, the Spartan-XL family has a separate set of BSDL files than the 5V Spartan family. Boundary scan logic is not usable during Power Down.

## Configuration and Test

Configuration is the process of loading design-specific programming data into one or more FPGAs to define the functional operation of the internal blocks and their interconnections. This is somewhat like loading the command registers of a programmable peripheral chip. Spartan/XL devices use several hundred bits of configuration data per CLB and its associated interconnects. Each configuration bit defines the state of a static memory cell

that controls either a function look-up table bit, a multiplexer input, or an interconnect pass transistor. The Xilinx development system translates the design into a netlist file. It automatically partitions, places and routes the logic and generates the configuration data in PROM format.

## Configuration Mode Control

5V Spartan devices have two configuration modes.

- MODE = 1 sets Slave Serial mode
- MODE = 0 sets Master Serial mode

3V Spartan-XL devices have three configuration modes.

- M1/M0 = 11 sets Slave Serial mode
- M1/M0 = 10 sets Master Serial mode
- M1/M0 = 0X sets Express mode


In addition to these modes, the device can be configured through the Boundary Scan logic (See "Configuration Through the Boundary Scan Pins" on page 37.).

The Mode pins are sampled prior to starting configuration to determine the configuration mode. After configuration, these pins are unused. The Mode pins have a weak pull-up resistor turned on during configuration. With the Mode pins High, Slave Serial mode is selected, which is the most popular configuration mode. Therefore, for the most common configuration mode, the Mode pins can be left unconnected. If the Master Serial mode is desired, the MODE/M0 pin should be connected directly to GND, or through a pull-down resistor of 1 KΩ or less.

During configuration, some of the I/O pins are used temporarily for the configuration process. All pins used during con-


to the DONE pin. User I/Os for each device become active after the DONE pin for that device goes High. (The exact timing is determined by development system options.) Since the DONE pin is open-drain and does not drive a High value, tying the DONE pins of all devices together prevents all devices in the chain from going High until the last device

in the chain has completed its configuration cycle. If the DONE pin of a device is left unconnected, the device becomes active as soon as that device has been configured. Only devices supporting Express mode can be used to form an Express mode daisy chain.



DS060\_27\_080400

Figure 27: Express Mode Circuit Diagram



DS060\_29\_080400

Figure 29: Circuit for Generating CRC-16

## Configuration Sequence

There are four major steps in the Spartan/XL FPGA power-up configuration sequence.

- Configuration Memory Clear
- Initialization
- Configuration
- Start-up

The full process is illustrated in Figure 30.

### Configuration Memory Clear

When power is first applied or is reapplied to an FPGA, an internal circuit forces initialization of the configuration logic. When  $V_{CC}$  reaches an operational level, and the circuit passes the write and read test of a sample pair of configuration bits, a time delay is started. This time delay is nominally 16 ms. The delay is four times as long when in Master Serial Mode to allow ample time for all slaves to reach a stable  $V_{CC}$ . When all  $\overline{INIT}$  pins are tied together, as recommended, the longest delay takes precedence. Therefore, devices with different time delays can easily be mixed and matched in a daisy chain.

This delay is applied only on power-up. It is not applied when reconfiguring an FPGA by pulsing the  $\overline{PROGRAM}$  pin

Low. During this time delay, or as long as the  $\overline{PROGRAM}$  input is asserted, the configuration logic is held in a Configuration Memory Clear state. The configuration-memory frames are consecutively initialized, using the internal oscillator.

At the end of each complete pass through the frame addressing, the power-on time-out delay circuitry and the level of the  $\overline{PROGRAM}$  pin are tested. If neither is asserted, the logic initiates one additional clearing of the configuration frames and then tests the  $\overline{INIT}$  input.

### Initialization

During initialization and configuration, user pins  $\overline{HDC}$ ,  $\overline{LDC}$ ,  $\overline{INIT}$  and  $\overline{DONE}$  provide status outputs for the system interface. The outputs  $\overline{LDC}$ ,  $\overline{INIT}$  and  $\overline{DONE}$  are held Low and  $\overline{HDC}$  is held High starting at the initial application of power.

The open drain  $\overline{INIT}$  pin is released after the final initialization pass through the frame addresses. There is a deliberate delay before a Master-mode device recognizes an inactive  $\overline{INIT}$ . Two internal clocks after the  $\overline{INIT}$  pin is recognized as High, the device samples the  $\overline{MODE}$  pin to determine the configuration mode. The appropriate interface lines become active and the configuration preamble and data can be loaded.

to wait after completing the configuration memory clear operation. When  $\overline{\text{INIT}}$  is no longer held Low externally, the device determines its configuration mode by capturing the state of the Mode pins, and is ready to start the configuration process. A master device waits up to an additional 300  $\mu\text{s}$  to make sure that any slaves in the optional daisy chain have seen that  $\overline{\text{INIT}}$  is High.

For more details on Configuration, refer to the Xilinx Application Note "FPGA Configuration Guidelines" (XAPP090).

### Start-Up

Start-up is the transition from the configuration process to the intended user operation. This transition involves a change from one clock source to another, and a change from interfacing parallel or serial configuration data where most outputs are 3-stated, to normal operation with I/O pins active in the user system. Start-up must make sure that the user logic 'wakes up' gracefully, that the outputs become active without causing contention with the configuration signals, and that the internal flip-flops are released from the Global Set/Reset (GSR) at the right time.

#### Start-Up Initiation

Two conditions have to be met in order for the start-up sequence to begin:

- The chip's internal memory must be full, and
- The configuration length count must be met, exactly.

In all configuration modes except Express mode, Spartan/XL devices read the expected length count from the bitstream and store it in an internal register. The length count varies according to the number of devices and the composition of the daisy chain. Each device also counts the number of CCLKs during configuration.

In Express mode, there is no length count. The start-up sequence for each device begins when the device has received its quota of configuration data. Wiring the DONE pins of several devices together delays start-up of all devices until all are fully configured.

#### Start-Up Events

The device can be programmed to control three start-up events.

- The release of the open-drain DONE output
- The termination of the Global Three-State and the change of configuration-related pins to the user function, activating all IOBs.
- The termination of the Global Set/Reset initialization of all CLB and IOB storage elements.

Figure 31 describes start-up timing in detail. The three events — DONE going High, the internal GSR being de-activated, and the user I/O going active — can all occur in any arbitrary sequence. This relative timing is selected by options in the bitstream generation software. Heavy lines in Figure 31 show the default timing. The thin lines indicate all other possible timing options. The start-up logic must be clocked until the "F" (Finished) state is reached.

The default option, and the most practical one, is for DONE to go High first, disconnecting the configuration data source and avoiding any contention when the I/Os become active one clock later. GSR is then released another clock period later to make sure that user operation starts from stable internal conditions. This is the most common sequence, shown with heavy lines in Figure 31, but the designer can modify it to meet particular requirements.

#### Start-Up Clock


Normally, the start-up sequence is controlled by the internal device oscillator (CCLK), which is asynchronous to the system clock. As a configuration option, they can be triggered by an on-chip user net called UCLK. This user net can be accessed by placing the STARTUP library symbol, and the start-up modes are known as UCLK\_NOSYNC or UCLK\_SYNC. This allows the device to wake up in synchronism with the user system.

#### DONE Pin

Note that DONE is an open-drain output and does not go High unless an internal pull-up is activated or an external pull-up is attached. The internal pull-up is activated as the default by the bitstream generation software.

The DONE pin can also be wire-ANDed with DONE pins of other FPGAs or with other external signals, and can then be used as input to the start-up control logic. This is called "Start-up Timing Synchronous to Done In" and is selected by either CCLK\_SYNC or UCLK\_SYNC. When DONE is not used as an input, the operation is called "Start-up Timing Not Synchronous to DONE In," and is selected by either CCLK\_NOSYNC or UCLK\_NOSYNC. Express mode configuration always uses either CCLK\_SYNC or UCLK\_SYNC timing, while the other configuration modes can use any of the four timing sequences.

When the UCLK\_SYNC option is enabled, the user can externally hold the open-drain DONE output Low, and thus stall all further progress in the start-up sequence until DONE is released and has gone High. This option can be used to force synchronization of several FPGAs to a common user clock, or to guarantee that all devices are successfully configured before any I/Os go active.



DS060\_39\_082801

Figure 31: Start-up Timing

## Configuration Through the Boundary Scan Pins

Spartan/XL devices can be configured through the boundary scan pins. The basic procedure is as follows:

- Power up the FPGA with  $\overline{\text{INIT}}$  held Low (or drive the  $\overline{\text{PROGRAM}}$  pin Low for more than 300 ns followed by a High while holding  $\overline{\text{INIT}}$  Low). Holding  $\overline{\text{INIT}}$  Low allows enough time to issue the CONFIG command to the FPGA. The pin can be used as I/O after configuration if a resistor is used to hold  $\overline{\text{INIT}}$  Low.
- Issue the CONFIG command to the TMS input.

- Wait for  $\overline{\text{INIT}}$  to go High.
- Sequence the boundary scan Test Access Port to the SHIFT-DR state.
- Toggle TCK to clock data into TDI pin.

The user must account for all TCK clock cycles after  $\overline{\text{INIT}}$  goes High, as all of these cycles affect the Length Count compare.

For more detailed information, refer to the Xilinx application note, "Boundary Scan in FPGA Devices." This application note applies to Spartan and Spartan-XL devices.

## Spartan-XL Family IOB Input Switching Characteristic Guidelines

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE

in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature).

| Symbol                                       |  | Device      | Speed Grade |      |      |      | Units |
|--|--|-------------|-------------|------|------|------|-------|
|  |  |             | -5          |      | -4   |      |       |
|  | Description  |             | Min         | Max  | Min  | Max  |       |
| Setup Times                                  |  |             |             |      |      |      |       |
| T <sub>ECIK</sub>                            | Clock Enable (EC) to Clock (IK)  | All devices | 0.0         | -    | 0.0  | -    | ns    |
| T <sub>PICK</sub>                            | Pad to Clock (IK), no delay  | All devices | 1.0         | -    | 1.2  | -    | ns    |
| T <sub>POCK</sub>                            | Pad to Fast Capture Latch Enable (OK), no delay  | All devices | 0.7         | -    | 0.8  | -    | ns    |
| Hold Times                                   |  |             |             |      |      |      |       |
|  | All Hold Times   | All devices | 0.0         | -    | 0.0  | -    | ns    |
| Propagation Delays                           |  |             |             |      |      |      |       |
| T <sub>PID</sub>                             | Pad to I1, I2  | All devices | -           | 0.9  | -    | 1.1  | ns    |
| T <sub>PLI</sub>                             | Pad to I1, I2 via transparent input latch, no delay  | All devices | -           | 2.1  | -    | 2.5  | ns    |
| T <sub>IKRI</sub>                            | Clock (IK) to I1, I2 (flip-flop)   | All devices | -           | 1.0  | -    | 1.1  | ns    |
| T <sub>IKLI</sub>                            | Clock (IK) to I1, I2 (latch enable, active Low)  | All devices | -           | 1.1  | -    | 1.2  | ns    |
| Delay Adder for Input with Full Delay Option |  |             |             |      |      |      |       |
| T <sub>Delay</sub>                           | T <sub>PICKD</sub> = T <sub>PICK</sub> + T <sub>Delay</sub><br>T <sub>PDLI</sub> = T <sub>PLI</sub> + T <sub>Delay</sub> | XCS05XL     | 4.0         | -    | 4.7  | -    | ns    |
|  |  | XCS10XL     | 4.8         | -    | 5.6  | -    | ns    |
|  |  | XCS20XL     | 5.0         | -    | 5.9  | -    | ns    |
|  |  | XCS30XL     | 5.5         | -    | 6.5  | -    | ns    |
|  |  | XCS40XL     | 6.5         | -    | 7.6  | -    | ns    |
| Global Set/Reset                             |  |             |             |      |      |      |       |
| T <sub>MRW</sub>                             | Minimum GSR pulse width  | All devices | 10.5        | -    | 11.5 | -    | ns    |
| T <sub>RRI</sub>                             | Delay from GSR input to any Q  | XCS05XL     | -           | 9.0  | -    | 10.5 | ns    |
|  |  | XCS10XL     | -           | 9.5  | -    | 11.0 | ns    |
|  |  | XCS20XL     | -           | 10.0 | -    | 11.5 | ns    |
|  |  | XCS30XL     | -           | 11.0 | -    | 12.5 | ns    |
|  |  | XCS40XL     | -           | 12.0 | -    | 13.5 | ns    |

### Notes:

- Input pad setup and hold times are specified with respect to the internal clock (IK). For setup and hold times with respect to the clock input, see the pin-to-pin parameters in the Pin-to-Pin Input Parameters table.
- Voltage levels of unused pads, bonded or unbonded, must be valid logic levels. Each can be configured with the internal pull-up (default) or pull-down resistor, or configured as a driven output, or can be driven from an external source.

### XCS10 and XCS10XL Device Pinouts

| XCS10/XL Pad Name                                | PC84 <sup>(4)</sup> | VQ100 | CS144 <sup>(2,4)</sup> | TQ144 | Bndry Scan         |
|--|---------------------|-------|------------------------|-------|--------------------|
| VCC  | P33                 | P25   | N1                     | P37   | -                  |
| Not Connect-ed <sup>(1)</sup>                    | P34                 | P26   | N2                     | P38   | 174 <sup>(1)</sup> |
| PWRDWN <sup>(2)</sup>                            |                     |       |                        |       |                    |
| I/O, PGCK2 <sup>(1)</sup><br>GCK3 <sup>(2)</sup> | P35                 | P27   | M3                     | P39   | 175 <sup>(3)</sup> |
| I/O (HDC)  | P36                 | P28   | N3                     | P40   | 178 <sup>(3)</sup> |
| I/O  | -                   | -     | K4                     | P41   | 181 <sup>(3)</sup> |
| I/O  | -                   | -     | L4                     | P42   | 184 <sup>(3)</sup> |
| I/O  | -                   | P29   | M4                     | P43   | 187 <sup>(3)</sup> |
| I/O (LDC)  | P37                 | P30   | N4                     | P44   | 190 <sup>(3)</sup> |
| GND  | -                   | -     | K5                     | P45   | -                  |
| I/O  | -                   | -     | L5                     | P46   | 193 <sup>(3)</sup> |
| I/O  | -                   | -     | M5                     | P47   | 196 <sup>(3)</sup> |
| I/O  | P38                 | P31   | N5                     | P48   | 199 <sup>(3)</sup> |
| I/O  | P39                 | P32   | K6                     | P49   | 202 <sup>(3)</sup> |
| I/O  | -                   | P33   | L6                     | P50   | 205 <sup>(3)</sup> |
| I/O  | -                   | P34   | M6                     | P51   | 208 <sup>(3)</sup> |
| I/O  | P40                 | P35   | N6                     | P52   | 211 <sup>(3)</sup> |
| I/O (INIT)                                       | P41                 | P36   | M7                     | P53   | 214 <sup>(3)</sup> |
| VCC  | P42                 | P37   | N7                     | P54   | -                  |
| GND  | P43                 | P38   | L7                     | P55   | -                  |
| I/O  | P44                 | P39   | K7                     | P56   | 217 <sup>(3)</sup> |
| I/O  | P45                 | P40   | N8                     | P57   | 220 <sup>(3)</sup> |
| I/O  | -                   | P41   | M8                     | P58   | 223 <sup>(3)</sup> |
| I/O  | -                   | P42   | L8                     | P59   | 226 <sup>(3)</sup> |
| I/O  | P46                 | P43   | K8                     | P60   | 229 <sup>(3)</sup> |
| I/O  | P47                 | P44   | N9                     | P61   | 232 <sup>(3)</sup> |
| I/O  | -                   | -     | M9                     | P62   | 235 <sup>(3)</sup> |
| I/O  | -                   | -     | L9                     | P63   | 238 <sup>(3)</sup> |
| GND  | -                   | -     | K9                     | P64   | -                  |
| I/O  | P48                 | P45   | N10                    | P65   | 241 <sup>(3)</sup> |
| I/O  | P49                 | P46   | M10                    | P66   | 244 <sup>(3)</sup> |
| I/O  | -                   | -     | L10                    | P67   | 247 <sup>(3)</sup> |
| I/O  | -                   | -     | N11                    | P68   | 250 <sup>(3)</sup> |
| I/O  | P50                 | P47   | M11                    | P69   | 253 <sup>(3)</sup> |
| I/O, SGCK3 <sup>(1)</sup><br>GCK4 <sup>(2)</sup> | P51                 | P48   | L11                    | P70   | 256 <sup>(3)</sup> |
| GND  | P52                 | P49   | N12                    | P71   | -                  |
| DONE   | P53                 | P50   | M12                    | P72   | -                  |
| VCC  | P54                 | P51   | N13                    | P73   | -                  |
| PROGRAM  | P55                 | P52   | M13                    | P74   | -                  |
| I/O (D7 <sup>(2)</sup> )                         | P56                 | P53   | L12                    | P75   | 259 <sup>(3)</sup> |

### XCS10 and XCS10XL Device Pinouts

| XCS10/XL Pad Name  | PC84 <sup>(4)</sup> | VQ100 | CS144 <sup>(2,4)</sup> | TQ144 | Bndry Scan         |
|--|---------------------|-------|------------------------|-------|--------------------|
| I/O, PGCK3 <sup>(1)</sup><br>GCK5 <sup>(2)</sup>           | P57                 | P54   | L13                    | P76   | 262 <sup>(3)</sup> |
| I/O  | -                   | -     | K10                    | P77   | 265 <sup>(3)</sup> |
| I/O  | -                   | -     | K11                    | P78   | 268 <sup>(3)</sup> |
| I/O (D6 <sup>(2)</sup> )                                   | P58                 | P55   | K12                    | P79   | 271 <sup>(3)</sup> |
| I/O  | -                   | P56   | K13                    | P80   | 274 <sup>(3)</sup> |
| GND  | -                   | -     | J10                    | P81   | -                  |
| I/O  | -                   | -     | J11                    | P82   | 277 <sup>(3)</sup> |
| I/O  | -                   | -     | J12                    | P83   | 280 <sup>(3)</sup> |
| I/O (D5 <sup>(2)</sup> )                                   | P59                 | P57   | J13                    | P84   | 283 <sup>(3)</sup> |
| I/O  | P60                 | P58   | H10                    | P85   | 286 <sup>(3)</sup> |
| I/O  | -                   | P59   | H11                    | P86   | 289 <sup>(3)</sup> |
| I/O  | -                   | P60   | H12                    | P87   | 292 <sup>(3)</sup> |
| I/O (D4 <sup>(2)</sup> )                                   | P61                 | P61   | H13                    | P88   | 295 <sup>(3)</sup> |
| I/O  | P62                 | P62   | G12                    | P89   | 298 <sup>(3)</sup> |
| VCC  | P63                 | P63   | G13                    | P90   | -                  |
| GND  | P64                 | P64   | G11                    | P91   | -                  |
| I/O (D3 <sup>(2)</sup> )                                   | P65                 | P65   | G10                    | P92   | 301 <sup>(3)</sup> |
| I/O  | P66                 | P66   | F13                    | P93   | 304 <sup>(3)</sup> |
| I/O  | -                   | P67   | F12                    | P94   | 307 <sup>(3)</sup> |
| I/O  | -                   | -     | F11                    | P95   | 310 <sup>(3)</sup> |
| I/O (D2 <sup>(2)</sup> )                                   | P67                 | P68   | F10                    | P96   | 313 <sup>(3)</sup> |
| I/O  | P68                 | P69   | E13                    | P97   | 316 <sup>(3)</sup> |
| I/O  | -                   | -     | E12                    | P98   | 319 <sup>(3)</sup> |
| I/O  | -                   | -     | E11                    | P99   | 322 <sup>(3)</sup> |
| GND  | -                   | -     | E10                    | P100  | -                  |
| I/O (D1 <sup>(2)</sup> )                                   | P69                 | P70   | D13                    | P101  | 325 <sup>(3)</sup> |
| I/O  | P70                 | P71   | D12                    | P102  | 328 <sup>(3)</sup> |
| I/O  | -                   | -     | D11                    | P103  | 331 <sup>(3)</sup> |
| I/O  | -                   | -     | C13                    | P104  | 334 <sup>(3)</sup> |
| I/O (D0 <sup>(2)</sup> , DIN)                              | P71                 | P72   | C12                    | P105  | 337 <sup>(3)</sup> |
| I/O, SGCK4 <sup>(1)</sup><br>GCK6 <sup>(2)</sup><br>(DOUT) | P72                 | P73   | C11                    | P106  | 340 <sup>(3)</sup> |
| CCLK   | P73                 | P74   | B13                    | P107  | -                  |
| VCC  | P74                 | P75   | B12                    | P108  | -                  |
| O, TDO   | P75                 | P76   | A13                    | P109  | 0                  |
| GND  | P76                 | P77   | A12                    | P110  | -                  |
| I/O  | P77                 | P78   | B11                    | P111  | 2                  |
| I/O, PGCK4 <sup>(1)</sup><br>GCK7 <sup>(2)</sup>           | P78                 | P79   | A11                    | P112  | 5                  |
| I/O  | -                   | -     | D10                    | P113  | 8                  |
| I/O  | -                   | -     | C10                    | P114  | 11                 |
| I/O (CS1 <sup>(2)</sup> )                                  | P79                 | P80   | B10                    | P115  | 14                 |

### XCS20 and XCS20XL Device Pinouts

| XCS20/XL Pad Name                                  | VQ100 | CS144 <sup>(2,4)</sup> | TQ144 | PQ208 | Bndry Scan         |
|--|-------|------------------------|-------|-------|--------------------|
| I/O  | -     | F4                     | P13   | P21   | 170                |
| I/O  | P8    | F3                     | P14   | P22   | 173                |
| I/O  | P9    | F2                     | P15   | P23   | 176                |
| I/O  | P10   | F1                     | P16   | P24   | 179                |
| GND  | P11   | G2                     | P17   | P25   | -                  |
| VCC  | P12   | G1                     | P18   | P26   | -                  |
| I/O  | P13   | G3                     | P19   | P27   | 182                |
| I/O  | P14   | G4                     | P20   | P28   | 185                |
| I/O  | P15   | H1                     | P21   | P29   | 188                |
| I/O  | -     | H2                     | P22   | P30   | 191                |
| I/O  | -     | -                      | -     | P31   | 194                |
| I/O  | -     | -                      | -     | P32   | 197                |
| VCC <sup>(2)</sup>                                 | -     | -                      | -     | P33   | -                  |
| I/O  | P16   | H3                     | P23   | P34   | 200                |
| I/O  | P17   | H4                     | P24   | P35   | 203                |
| I/O  | -     | J1                     | P25   | P36   | 206                |
| I/O  | -     | J2                     | P26   | P37   | 209                |
| GND  | -     | J3                     | P27   | P38   | -                  |
| I/O  | -     | -                      | -     | P40   | 212                |
| I/O  | -     | -                      | -     | P41   | 215                |
| I/O  | -     | -                      | -     | P42   | 218                |
| I/O  | -     | -                      | -     | P43   | 221                |
| I/O  | P18   | J4                     | P28   | P44   | 224                |
| I/O  | P19   | K1                     | P29   | P45   | 227                |
| I/O  | -     | K2                     | P30   | P46   | 230                |
| I/O  | -     | K3                     | P31   | P47   | 233                |
| I/O  | P20   | L1                     | P32   | P48   | 236                |
| I/O, SGCK2 <sup>(1)</sup> , GCK2 <sup>(2)</sup>    | P21   | L2                     | P33   | P49   | 239                |
| Not Connected <sup>(1)</sup> M1 <sup>(2)</sup>     | P22   | L3                     | P34   | P50   | 242                |
| GND  | P23   | M1                     | P35   | P51   | -                  |
| MODE <sup>(1)</sup> , M0 <sup>(2)</sup>            | P24   | M2                     | P36   | P52   | 245                |
| VCC  | P25   | N1                     | P37   | P53   | -                  |
| Not Connected <sup>(1)</sup> PWRDWN <sup>(2)</sup> | P26   | N2                     | P38   | P54   | 246 <sup>(1)</sup> |
| I/O, PGCK2 <sup>(1)</sup> , GCK3 <sup>(2)</sup>    | P27   | M3                     | P39   | P55   | 247 <sup>(3)</sup> |
| I/O (HDC)  | P28   | N3                     | P40   | P56   | 250 <sup>(3)</sup> |
| I/O  | -     | K4                     | P41   | P57   | 253 <sup>(3)</sup> |
| I/O  | -     | L4                     | P42   | P58   | 256 <sup>(3)</sup> |
| I/O  | P29   | M4                     | P43   | P59   | 259 <sup>(3)</sup> |

### XCS20 and XCS20XL Device Pinouts

| XCS20/XL Pad Name                               | VQ100 | CS144 <sup>(2,4)</sup> | TQ144 | PQ208 | Bndry Scan         |
|---|-------|------------------------|-------|-------|--------------------|
| I/O (LDC)                                       | P30   | N4                     | P44   | P60   | 262 <sup>(3)</sup> |
| I/O   | -     | -                      | -     | P61   | 265 <sup>(3)</sup> |
| I/O   | -     | -                      | -     | P62   | 268 <sup>(3)</sup> |
| I/O   | -     | -                      | -     | P63   | 271 <sup>(3)</sup> |
| I/O   | -     | -                      | -     | P64   | 274 <sup>(3)</sup> |
| GND   | -     | K5                     | P45   | P66   | -                  |
| I/O   | -     | L5                     | P46   | P67   | 277 <sup>(3)</sup> |
| I/O   | -     | M5                     | P47   | P68   | 280 <sup>(3)</sup> |
| I/O   | P31   | N5                     | P48   | P69   | 283 <sup>(3)</sup> |
| I/O   | P32   | K6                     | P49   | P70   | 286 <sup>(3)</sup> |
| VCC <sup>(2)</sup>                              | -     | -                      | -     | P71   | -                  |
| I/O   | -     | -                      | -     | P72   | 289 <sup>(3)</sup> |
| I/O   | -     | -                      | -     | P73   | 292 <sup>(3)</sup> |
| I/O   | P33   | L6                     | P50   | P74   | 295 <sup>(3)</sup> |
| I/O   | P34   | M6                     | P51   | P75   | 298 <sup>(3)</sup> |
| I/O   | P35   | N6                     | P52   | P76   | 301 <sup>(3)</sup> |
| I/O (INIT)                                      | P36   | M7                     | P53   | P77   | 304 <sup>(3)</sup> |
| VCC   | P37   | N7                     | P54   | P78   | -                  |
| GND   | P38   | L7                     | P55   | P79   | -                  |
| I/O   | P39   | K7                     | P56   | P80   | 307 <sup>(3)</sup> |
| I/O   | P40   | N8                     | P57   | P81   | 310 <sup>(3)</sup> |
| I/O   | P41   | M8                     | P58   | P82   | 313 <sup>(3)</sup> |
| I/O   | P42   | L8                     | P59   | P83   | 316 <sup>(3)</sup> |
| I/O   | -     | -                      | -     | P84   | 319 <sup>(3)</sup> |
| I/O   | -     | -                      | -     | P85   | 322 <sup>(3)</sup> |
| VCC <sup>(2)</sup>                              | -     | -                      | -     | P86   | -                  |
| I/O   | P43   | K8                     | P60   | P87   | 325 <sup>(3)</sup> |
| I/O   | P44   | N9                     | P61   | P88   | 328 <sup>(3)</sup> |
| I/O   | -     | M9                     | P62   | P89   | 331 <sup>(3)</sup> |
| I/O   | -     | L9                     | P63   | P90   | 334 <sup>(3)</sup> |
| GND   | -     | K9                     | P64   | P91   | -                  |
| I/O   | -     | -                      | -     | P93   | 337 <sup>(3)</sup> |
| I/O   | -     | -                      | -     | P94   | 340 <sup>(3)</sup> |
| I/O   | -     | -                      | -     | P95   | 343 <sup>(3)</sup> |
| I/O   | -     | -                      | -     | P96   | 346 <sup>(3)</sup> |
| I/O   | P45   | N10                    | P65   | P97   | 349 <sup>(3)</sup> |
| I/O   | P46   | M10                    | P66   | P98   | 352 <sup>(3)</sup> |
| I/O   | -     | L10                    | P67   | P99   | 355 <sup>(3)</sup> |
| I/O   | -     | N11                    | P68   | P100  | 358 <sup>(3)</sup> |
| I/O   | P47   | M11                    | P69   | P101  | 361 <sup>(3)</sup> |
| I/O, SGCK3 <sup>(1)</sup> , GCK4 <sup>(2)</sup> | P48   | L11                    | P70   | P102  | 364 <sup>(3)</sup> |
| GND   | P49   | N12                    | P71   | P103  | -                  |
| DONE  | P50   | M12                    | P72   | P104  | -                  |
| VCC   | P51   | N13                    | P73   | P105  | -                  |

## XCS30 and XCS30XL Device Pinouts (Continued)

| XCS30/XL Pad Name | VQ100 <sup>(5)</sup> | TQ144 | PQ208 | PQ240 | BG256 <sup>(5)</sup> | CS280 <sup>(2,5)</sup> | Bndry Scan |
|-------------------|----------------------|-------|-------|-------|----------------------|------------------------|------------|
| I/O               | -                    | -     | -     | P190  | B16                  | A15                    | 23         |
| I/O               | -                    | P117  | P166  | P191  | A16                  | E14                    | 26         |
| I/O               | -                    | -     | P167  | P192  | C15                  | C14                    | 29         |
| I/O               | -                    | -     | P168  | P193  | B15                  | B14                    | 32         |
| I/O               | -                    | -     | P169  | P194  | A15                  | D14                    | 35         |
| GND               | -                    | P118  | P170  | P196  | GND <sup>(4)</sup>   | GND <sup>(4)</sup>     | -          |
| I/O               | -                    | P119  | P171  | P197  | B14                  | A14                    | 38         |
| I/O               | -                    | P120  | P172  | P198  | A14                  | C13                    | 41         |
| I/O               | -                    | -     | -     | P199  | C13                  | B13                    | 44         |
| I/O               | -                    | -     | -     | P200  | B13                  | A13                    | 47         |
| VCC               | -                    | -     | P173  | P201  | VCC <sup>(4)</sup>   | D13                    | -          |
| I/O               | P82                  | P121  | P174  | P202  | C12                  | B12                    | 50         |
| I/O               | P83                  | P122  | P175  | P203  | B12                  | D12                    | 53         |
| I/O               | -                    | -     | P176  | P205  | A12                  | A11                    | 56         |
| I/O               | -                    | -     | P177  | P206  | B11                  | B11                    | 59         |
| I/O               | P84                  | P123  | P178  | P207  | C11                  | C11                    | 62         |
| I/O               | P85                  | P124  | P179  | P208  | A11                  | D11                    | 65         |
| I/O               | P86                  | P125  | P180  | P209  | A10                  | A10                    | 68         |
| I/O               | P87                  | P126  | P181  | P210  | B10                  | B10                    | 71         |
| GND               | P88                  | P127  | P182  | P211  | GND <sup>(4)</sup>   | GND <sup>(4)</sup>     | -          |

2/8/00

### Notes:

- 5V Spartan family only
- 3V Spartan-XL family only
- The "PWRDWN" on the XCS30XL is not part of the Boundary Scan chain. For the XCS30XL, subtract 1 from all Boundary Scan numbers from GCK3 on (295 and higher).
- Pads labeled GND<sup>(4)</sup> or VCC<sup>(4)</sup> are internally bonded to Ground or VCC planes within the package.
- CS280 package, and VQ100 and BG256 packages for XCS30 only, discontinued by [PDN2004-01](#)

## Additional XCS30/XL Package Pins

### PQ240

| GND Pins           |      |     |     |      |      |
|--------------------|------|-----|-----|------|------|
| P22                | P37  | P83 | P98 | P143 | P158 |
| P204               | P219 | -   | -   | -    | -    |
| Not Connected Pins |      |     |     |      |      |
| P195               | -    | -   | -   | -    | -    |

2/12/98

### BG256

| VCC Pins |     |     |     |     |     |
|----------|-----|-----|-----|-----|-----|
| C14      | D6  | D7  | D11 | D14 | D15 |
| E20      | F1  | F4  | F17 | G4  | G17 |
| K4       | L17 | P4  | P17 | P19 | R2  |
| R4       | R17 | U6  | U7  | U10 | U14 |
| U15      | V7  | W20 | -   | -   | -   |

### GND Pins

| A1                 | B7  | D4  | D8  | D13 | D17 |
|--------------------|-----|-----|-----|-----|-----|
| G20                | H4  | H17 | N3  | N4  | N17 |
| U4                 | U8  | U13 | U17 | W14 | -   |
| Not Connected Pins |     |     |     |     |     |
| A7                 | A13 | C8  | D12 | H20 | J3  |
| J4                 | M4  | M19 | V9  | W9  | W13 |
| Y13                | -   | -   | -   | -   | -   |

6/4/97

### CS280

| VCC Pins |     |     |     |     |     |
|----------|-----|-----|-----|-----|-----|
| A1       | A7  | C10 | C17 | D13 | G1  |
| G1       | G19 | K2  | K17 | M4  | N16 |
| T7       | U3  | U10 | U17 | W13 | -   |
| GND Pins |     |     |     |     |     |

## XCS40 and XCS40XL Device Pinouts

| XCS40/XL Pad Name                                  | PQ208 | PQ240 | BG256              | CS280 <sup>(2,5)</sup> | Bndry Scan         |
|--|-------|-------|--------------------|------------------------|--------------------|
| GND  | P25   | P29   | GND <sup>(4)</sup> | GND <sup>(4)</sup>     | -                  |
| VCC  | P26   | P30   | VCC <sup>(4)</sup> | VCC <sup>(4)</sup>     | -                  |
| I/O  | P27   | P31   | L2                 | K3                     | 254                |
| I/O  | P28   | P32   | L3                 | K4                     | 257                |
| I/O  | P29   | P33   | L4                 | K5                     | 260                |
| I/O  | P30   | P34   | M1                 | L1                     | 263                |
| I/O  | P31   | P35   | M2                 | L2                     | 266                |
| I/O  | P32   | P36   | M3                 | L3                     | 269                |
| I/O  | -     | -     | M4                 | L4                     | 272                |
| I/O  | -     | -     | -                  | M1                     | 275                |
| I/O  | -     | P38   | N1                 | M2                     | 278                |
| I/O  | -     | P39   | N2                 | M3                     | 281                |
| VCC  | P33   | P40   | VCC <sup>(4)</sup> | VCC <sup>(4)</sup>     | -                  |
| I/O  | P34   | P41   | P1                 | N1                     | 284                |
| I/O  | P35   | P42   | P2                 | N2                     | 287                |
| I/O  | P36   | P43   | R1                 | N3                     | 290                |
| I/O  | P37   | P44   | P3                 | N4                     | 293                |
| GND  | P38   | P45   | GND <sup>(4)</sup> | GND <sup>(4)</sup>     | -                  |
| I/O  | -     | P46   | T1                 | P1                     | 296                |
| I/O  | P39   | P47   | R3                 | P2                     | 299                |
| I/O  | P40   | P48   | T2                 | P3                     | 302                |
| I/O  | P41   | P49   | U1                 | P4                     | 305                |
| I/O  | P42   | P50   | T3                 | P5                     | 308                |
| I/O  | P43   | P51   | U2                 | R1                     | 311                |
| I/O  | -     | -     | -                  | R2                     | 314                |
| I/O  | -     | -     | -                  | R4                     | 317                |
| I/O  | P44   | P52   | V1                 | T1                     | 320                |
| I/O  | P45   | P53   | T4                 | T2                     | 323                |
| I/O  | P46   | P54   | U3                 | T3                     | 326                |
| I/O  | P47   | P55   | V2                 | U1                     | 329                |
| I/O  | P48   | P56   | W1                 | V1                     | 332                |
| I/O, SGCK2 <sup>(1)</sup> , GCK2 <sup>(2)</sup>    | P49   | P57   | V3                 | U2                     | 335                |
| Not Connected <sup>(1)</sup> M1 <sup>(2)</sup>     | P50   | P58   | W2                 | V2                     | 338                |
| GND  | P51   | P59   | GND <sup>(4)</sup> | GND <sup>(4)</sup>     | -                  |
| MODE <sup>(1)</sup> , M0 <sup>(2)</sup>            | P52   | P60   | Y1                 | W1                     | 341                |
| VCC  | P53   | P61   | VCC <sup>(4)</sup> | VCC <sup>(4)</sup>     | -                  |
| Not Connected <sup>(1)</sup> PWRDWN <sup>(2)</sup> | P54   | P62   | W3                 | V3                     | 342 <sup>(1)</sup> |
| I/O, PGCK2 <sup>(1)</sup> , GCK3 <sup>(2)</sup>    | P55   | P63   | Y2                 | W2                     | 343 <sup>(3)</sup> |

## XCS40 and XCS40XL Device Pinouts

| XCS40/XL Pad Name | PQ208 | PQ240 | BG256              | CS280 <sup>(2,5)</sup> | Bndry Scan         |
|-------------------|-------|-------|--------------------|------------------------|--------------------|
| I/O (HDC)         | P56   | P64   | W4                 | W3                     | 346 <sup>(3)</sup> |
| I/O               | P57   | P65   | V4                 | T4                     | 349 <sup>(3)</sup> |
| I/O               | P58   | P66   | U5                 | U4                     | 352 <sup>(3)</sup> |
| I/O               | P59   | P67   | Y3                 | V4                     | 355 <sup>(3)</sup> |
| I/O (LDC)         | P60   | P68   | Y4                 | W4                     | 358 <sup>(3)</sup> |
| I/O               | -     | -     | -                  | R5                     | 361 <sup>(3)</sup> |
| I/O               | -     | -     | -                  | U5                     | 364 <sup>(3)</sup> |
| I/O               | P61   | P69   | V5                 | T5                     | 367 <sup>(3)</sup> |
| I/O               | P62   | P70   | W5                 | W5                     | 370 <sup>(3)</sup> |
| I/O               | P63   | P71   | Y5                 | R6                     | 373 <sup>(3)</sup> |
| I/O               | P64   | P72   | V6                 | U6                     | 376 <sup>(3)</sup> |
| I/O               | P65   | P73   | W6                 | V6                     | 379 <sup>(3)</sup> |
| I/O               | -     | P74   | Y6                 | T6                     | 382 <sup>(3)</sup> |
| GND               | P66   | P75   | GND <sup>(4)</sup> | GND <sup>(4)</sup>     | -                  |
| I/O               | P67   | P76   | W7                 | W6                     | 385 <sup>(3)</sup> |
| I/O               | P68   | P77   | Y7                 | U7                     | 388 <sup>(3)</sup> |
| I/O               | P69   | P78   | V8                 | V7                     | 391 <sup>(3)</sup> |
| I/O               | P70   | P79   | W8                 | W7                     | 394 <sup>(3)</sup> |
| VCC               | P71   | P80   | VCC <sup>(4)</sup> | VCC <sup>(4)</sup>     | -                  |
| I/O               | P72   | P81   | Y8                 | W8                     | 397 <sup>(3)</sup> |
| I/O               | P73   | P82   | U9                 | U8                     | 400 <sup>(3)</sup> |
| I/O               | -     | -     | V9                 | V8                     | 403 <sup>(3)</sup> |
| I/O               | -     | -     | W9                 | T8                     | 406 <sup>(3)</sup> |
| I/O               | -     | P84   | Y9                 | W9                     | 409 <sup>(3)</sup> |
| I/O               | -     | P85   | W10                | V9                     | 412 <sup>(3)</sup> |
| I/O               | P74   | P86   | V10                | U9                     | 415 <sup>(3)</sup> |
| I/O               | P75   | P87   | Y10                | T9                     | 418 <sup>(3)</sup> |
| I/O               | P76   | P88   | Y11                | W10                    | 421 <sup>(3)</sup> |
| I/O (INIT)        | P77   | P89   | W11                | V10                    | 424 <sup>(3)</sup> |
| VCC               | P78   | P90   | VCC <sup>(4)</sup> | VCC <sup>(4)</sup>     | VCC <sup>(4)</sup> |
| GND               | P79   | P91   | GND <sup>(4)</sup> | GND <sup>(4)</sup>     | -                  |
| I/O               | P80   | P92   | V11                | T10                    | 427 <sup>(3)</sup> |
| I/O               | P81   | P93   | U11                | R10                    | 430 <sup>(3)</sup> |
| I/O               | P82   | P94   | Y12                | W11                    | 433 <sup>(3)</sup> |
| I/O               | P83   | P95   | W12                | V11                    | 436 <sup>(3)</sup> |
| I/O               | P84   | P96   | V12                | U11                    | 439 <sup>(3)</sup> |
| I/O               | P85   | P97   | U12                | T11                    | 442 <sup>(3)</sup> |
| I/O               | -     | -     | Y13                | W12                    | 445 <sup>(3)</sup> |
| I/O               | -     | -     | W13                | V12                    | 448 <sup>(3)</sup> |
| I/O               | -     | P99   | V13                | U12                    | 451 <sup>(3)</sup> |
| I/O               | -     | P100  | Y14                | T12                    | 454 <sup>(3)</sup> |
| VCC               | P86   | P101  | VCC <sup>(4)</sup> | VCC <sup>(4)</sup>     | -                  |
| I/O               | P87   | P102  | Y15                | V13                    | 457 <sup>(3)</sup> |
| I/O               | P88   | P103  | V14                | U13                    | 460 <sup>(3)</sup> |
| I/O               | P89   | P104  | W15                | T13                    | 463 <sup>(3)</sup> |

### Product Availability

Table 19 shows the packages and speed grades for Spartan/XL devices. Table 20 shows the number of user I/Os available for each device/package combination.

Table 19: Component Availability Chart for Spartan/XL FPGAs

| Device  | Pins | 84                  | 100                  | 144                  | 144          | 208          | 240          | 256                  | 280                  |
|---------|------|---------------------|----------------------|----------------------|--------------|--------------|--------------|----------------------|----------------------|
|         | Type | Plastic PLCC        | Plastic VQFP         | Chip Scale           | Plastic TQFP | Plastic PQFP | Plastic PQFP | Plastic BGA          | Chip Scale           |
|         | Code | PC84 <sup>(3)</sup> | VQ100 <sup>(3)</sup> | CS144 <sup>(3)</sup> | TQ144        | PQ208        | PQ240        | BG256 <sup>(3)</sup> | CS280 <sup>(3)</sup> |
| XCS05   | -3   | C <sup>(3)</sup>    | C, I                 | -                    | -            | -            | -            | -                    | -                    |
|         | -4   | C <sup>(3)</sup>    | C                    | -                    | -            | -            | -            | -                    | -                    |
| XCS10   | -3   | C <sup>(3)</sup>    | C, I                 | -                    | C            | -            | -            | -                    | -                    |
|         | -4   | C <sup>(3)</sup>    | C                    | -                    | C            | -            | -            | -                    | -                    |
| XCS20   | -3   | -                   | C                    | -                    | C, I         | C, I         | -            | -                    | -                    |
|         | -4   | -                   | C                    | -                    | C            | C            | -            | -                    | -                    |
| XCS30   | -3   | -                   | C <sup>(3)</sup>     | -                    | C, I         | C, I         | C            | C <sup>(3)</sup>     | -                    |
|         | -4   | -                   | C <sup>(3)</sup>     | -                    | C            | C            | C            | C <sup>(3)</sup>     | -                    |
| XCS40   | -3   | -                   | -                    | -                    | -            | C, I         | C            | C                    | -                    |
|         | -4   | -                   | -                    | -                    | -            | C            | C            | C                    | -                    |
| XCS05XL | -4   | C <sup>(3)</sup>    | C, I                 | -                    | -            | -            | -            | -                    | -                    |
|         | -5   | C <sup>(3)</sup>    | C                    | -                    | -            | -            | -            | -                    | -                    |
| XCS10XL | -4   | C <sup>(3)</sup>    | C, I                 | C <sup>(3)</sup>     | C            | -            | -            | -                    | -                    |
|         | -5   | C <sup>(3)</sup>    | C                    | C <sup>(3)</sup>     | C            | -            | -            | -                    | -                    |
| XCS20XL | -4   | -                   | C, I                 | C <sup>(3)</sup>     | C, I         | C, I         | -            | -                    | -                    |
|         | -5   | -                   | C                    | C <sup>(3)</sup>     | C            | C            | -            | -                    | -                    |
| XCS30XL | -4   | -                   | C, I                 | -                    | C, I         | C, I         | C            | C                    | C <sup>(3)</sup>     |
|         | -5   | -                   | C                    | -                    | C            | C            | C            | C                    | C <sup>(3)</sup>     |
| XCS40XL | -4   | -                   | -                    | -                    | -            | C, I         | C            | C, I                 | C <sup>(3)</sup>     |
|         | -5   | -                   | -                    | -                    | -            | C            | C            | C                    | C <sup>(3)</sup>     |

6/25/08

#### Notes:

1. C = Commercial  $T_J = 0^\circ$  to  $+85^\circ\text{C}$
2. I = Industrial  $T_J = -40^\circ\text{C}$  to  $+100^\circ\text{C}$
3. PC84, CS144, and CS280 packages, and VQ100 and BG256 packages for XCS30 only, discontinued by [PDN2004-01](#)
4. Some Spartan-XL devices are available in Pb-free package options. The Pb-free packages insert a "G" in the package code. Contact Xilinx for availability.

### Package Specifications

Package drawings and material declaration data sheets for the Spartan/XL devices can be found on the Xilinx website at:

[www.xilinx.com/support/documentation/spartan-xl.htm#19687](http://www.xilinx.com/support/documentation/spartan-xl.htm#19687)

Thermal data for the Spartan/XL packages can be found using the thermal query tool on the Xilinx website at:

[www.xilinx.com/cgi-bin/thermal/thermal.pl](http://www.xilinx.com/cgi-bin/thermal/thermal.pl)

Table 20: User I/O Chart for Spartan/XL FPGAs

| Device  | Max I/O | Package Type        |                      |                      |                    |                    |                    |                      |                      |
|---------|---------|---------------------|----------------------|----------------------|--------------------|--------------------|--------------------|----------------------|----------------------|
|         |         | PC84 <sup>(1)</sup> | VQ100 <sup>(1)</sup> | CS144 <sup>(1)</sup> | TQ144              | PQ208              | PQ240              | BG256 <sup>(1)</sup> | CS280 <sup>(1)</sup> |
| XCS05   | 80      | 61 <sup>(1)</sup>   | 77                   | -                    | -                  | -                  | -                  | -                    | -                    |
| XCS10   | 112     | 61 <sup>(1)</sup>   | 77                   | -                    | 112                | -                  | -                  | -                    | -                    |
| XCS20   | 160     | -                   | 77                   | -                    | 113                | 160                | -                  | -                    | -                    |
| XCS30   | 192     | -                   | 77 <sup>(1)</sup>    | -                    | 113                | 169                | 192                | 192 <sup>(1)</sup>   | -                    |
| XCS40   | 224     | -                   | -                    | -                    | -                  | 169                | 192                | 205                  | -                    |
| XCS05XL | 80      | 61 <sup>(1)</sup>   | 77 <sup>(2)</sup>    | -                    | -                  | -                  | -                  | -                    | -                    |
| XCS10XL | 112     | 61 <sup>(1)</sup>   | 77 <sup>(2)</sup>    | 112 <sup>(1)</sup>   | 112 <sup>(2)</sup> | -                  | -                  | -                    | -                    |
| XCS20XL | 160     | -                   | 77 <sup>(2)</sup>    | 113 <sup>(1)</sup>   | 113 <sup>(2)</sup> | 160 <sup>(2)</sup> | -                  | -                    | -                    |
| XCS30XL | 192     | -                   | 77 <sup>(2)</sup>    | -                    | 113 <sup>(2)</sup> | 169 <sup>(2)</sup> | 192 <sup>(2)</sup> | 192 <sup>(2)</sup>   | 192 <sup>(1)</sup>   |
| XCS40XL | 224     | -                   | -                    | -                    | -                  | 169 <sup>(2)</sup> | 192 <sup>(2)</sup> | 205 <sup>(2)</sup>   | 224 <sup>(1)</sup>   |


6/25/08

**Notes:**

1. PC84, CS144, and CS280 packages, and VQ100 and BG256 packages for XCS30 only, discontinued by [PDN2004-01](#)
2. These Spartan-XL devices are available in Pb-free package options. The Pb-free packages insert a "G" in the package code. Contact Xilinx for availability.

## Ordering Information

### Example: XCS20XL-4 PQ208C



BG = Ball Grid Array

BGG = Ball Grid Array (Pb-free)

PC = Plastic Lead Chip Carrier

PQ = Plastic Quad Flat Pack

PQG = Plastic Quad Flat Pack (Pb-free)

VQ = Very Thin Quad Flat Pack

VQG = Very Thin Quad Flat Pack (Pb-free)

TQ = Thin Quad Flat Pack

TQG = Thin Quad Flat Pack (Pb-free)

CS = Chip Scale