



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	400
Number of Logic Elements/Cells	950
Total RAM Bits	12800
Number of I/O	113
Number of Gates	20000
Voltage - Supply	4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xcs20-3tq144c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



This high value makes them unsuitable as wired-AND pull-up resistors.

**Table 7:** Supported Destinations for Spartan/XL Outputs

	Spartan-XL Outputs	Spartan Outputs	
Destination	3.3V, CMOS	5V, TTL	5V, CMOS
Any device, V <sub>CC</sub> = 3.3V, CMOS-threshold inputs	V	V	Some <sup>(1)</sup>
Any device, V <sub>CC</sub> = 5V, TTL-threshold inputs	V	V	√
Any device, V <sub>CC</sub> = 5V, CMOS-threshold inputs	Unreliable Data		1

#### Notes:

1. Only if destination device has 5V tolerant inputs.

After configuration, voltage levels of unused pads, bonded or unbonded, must be valid logic levels, to reduce noise sensitivity and avoid excess current. Therefore, by default, unused pads are configured with the internal pull-up resistor active. Alternatively, they can be individually configured with the pull-down resistor, or as a driven output, or to be driven by an external source. To activate the internal pull-up, attach the PULLUP library component to the net attached to the pad. To activate the internal pull-down, attach the PULL-DOWN library component to the net attached to the pad.

#### Set/Reset

As with the CLB registers, the GSR signal can be used to set or clear the input and output registers, depending on the value of the INIT attribute or property. The two flip-flops can be individually configured to set or clear on reset and after configuration. Other than the global GSR net, no user-controlled set/reset signal is available to the I/O flip-flops (Figure 5). The choice of set or reset applies to both the initial state of the flip-flop and the response to the GSR pulse.

#### **Independent Clocks**

Separate clock signals are provided for the input (IK) and output (OK) flip-flops. The clock can be independently inverted for each flip-flop within the IOB, generating either

falling-edge or rising-edge triggered flip-flops. The clock inputs for each IOB are independent.

#### **Common Clock Enables**

The input and output flip-flops in each IOB have a common clock enable input (see EC signal in Figure 5), which through configuration, can be activated individually for the input or output flip-flop, or both. This clock enable operates exactly like the EC signal on the Spartan/XL FPGA CLB. It cannot be inverted within the IOB.

## **Routing Channel Description**

All internal routing channels are composed of metal segments with programmable switching points and switching matrices to implement the desired routing. A structured, hierarchical matrix of routing channels is provided to achieve efficient automated routing.

This section describes the routing channels available in Spartan/XL devices. Figure 8 shows a general block diagram of the CLB routing channels. The implementation software automatically assigns the appropriate resources based on the density and timing requirements of the design. The following description of the routing channels is for information only and is simplified with some minor details omitted. For an exact interconnect description the designer should open a design in the FPGA Editor and review the actual connections in this tool.

The routing channels will be discussed as follows;

- CLB routing channels which run along each row and column of the CLB array.
- IOB routing channels which form a ring (called a VersaRing) around the outside of the CLB array. It connects the I/O with the CLB routing channels.
- Global routing consists of dedicated networks primarily designed to distribute clocks throughout the device with minimum delay and skew. Global routing can also be used for other high-fanout signals.

## **CLB Routing Channels**

The routing channels around the CLB are derived from three types of interconnects; single-length, double-length, and longlines. At the intersection of each vertical and horizontal routing channel is a signal steering matrix called a Programmable Switch Matrix (PSM). Figure 8 shows the basic routing channel configuration showing single-length lines, double-length lines and longlines as well as the CLBs and PSMs. The CLB to routing channel interface is shown as well as how the PSMs interface at the channel intersections.



and Spartan-XL families, speeding up arithmetic and counting functions.

The carry chain in 5V Spartan devices can run either up or down. At the top and bottom of the columns where there are no CLBs above and below, the carry is propagated to the right. The default is always to propagate up the column, as shown in the figures. The carry chain in Spartan-XL devices can only run up the column, providing even higher speed.

Figure 16, page 18 shows a Spartan/XL FPGA CLB with dedicated fast carry logic. The carry logic shares operand

and control inputs with the function generators. The carry outputs connect to the function generators, where they are combined with the operands to form the sums.

Figure 17, page 19 shows the details of the Spartan/XL FPGA carry logic. This diagram shows the contents of the box labeled "CARRY LOGIC" in Figure 16.

The fast carry logic can be accessed by placing special library symbols, or by using Xilinx Relationally Placed Macros (RPMs) that already include these symbols.






Figure 17: Detail of Spartan/XL Dedicated Carry Logic

## **3-State Long Line Drivers**

A pair of 3-state buffers is associated with each CLB in the array. These 3-state buffers (BUFT) can be used to drive signals onto the nearest horizontal longlines above and below the CLB. They can therefore be used to implement multiplexed or bidirectional buses on the horizontal long-lines, saving logic resources.

There is a weak keeper at each end of these two horizontal longlines. This circuit prevents undefined floating levels. However, it is overridden by any driver.

The buffer enable is an active High 3-state (i.e., an active Low enable), as shown in Table 11.

### Three-State Buffer Example

Figure 18 shows how to use the 3-state buffers to implement a multiplexer. The selection is accomplished by the buffer 3-state signal.

Pay particular attention to the polarity of the T pin when using these buffers in a design. Active High 3-state (T) is identical to an active Low output enable, as shown in Table 11.

Table 11: Three-State Buffer Functionality

IN	Т	OUT
X	1	Z
IN	0	IN




Figure 18: 3-state Buffers Implement a Multiplexer






Figure 23: PWRDWN Pulse Timing

Power-down retains the configuration, but loses all data stored in the device flip-flops. All inputs are interpreted as Low, but the internal combinatorial logic is fully functional. Make sure that the combination of all inputs Low and all flip-flops set or reset in your design will not generate internal oscillations, or create permanent bus contention by activating internal bus drivers with conflicting data onto the same long line.

During configuration, the PWRDWN pin must be High. If the Power Down state is entered before or during configuration, the device will restart configuration once the PWRDWN signal is removed. Note that the configuration pins are affected by Power Down and may not reflect their normal function. If there is an external pull-up resistor on the DONE pin, it will be High during Power Down even if the device is not yet configured. Similarly, if PWRDWN is asserted before configuration is completed, the INIT pin will not indicate status information.

Note that the PWRDWN pin is not part of the Boundary Scan chain. Therefore, the Spartan-XL family has a separate set of BSDL files than the 5V Spartan family. Boundary scan logic is not usable during Power Down.

# **Configuration and Test**

Configuration is the process of loading design-specific programming data into one or more FPGAs to define the functional operation of the internal blocks and their interconnections. This is somewhat like loading the command registers of a programmable peripheral chip. Spartan/XL devices use several hundred bits of configuration data per CLB and its associated interconnects. Each configuration bit defines the state of a static memory cell

that controls either a function look-up table bit, a multiplexer input, or an interconnect pass transistor. The Xilinx development system translates the design into a netlist file. It automatically partitions, places and routes the logic and generates the configuration data in PROM format.

## **Configuration Mode Control**

5V Spartan devices have two configuration modes.

- MODE = 1 sets Slave Serial mode
- MODE = 0 sets Master Serial mode

3V Spartan-XL devices have three configuration modes.

- M1/M0 = 11 sets Slave Serial mode
- M1/M0 = 10 sets Master Serial mode
- M1/M0 = 0X sets Express mode

In addition to these modes, the device can be configured through the Boundary Scan logic (See "Configuration Through the Boundary Scan Pins" on page 37.).

The Mode pins are sampled prior to starting configuration to determine the configuration mode. After configuration, these pin are unused. The Mode pins have a weak pull-up resistor turned on during configuration. With the Mode pins High, Slave Serial mode is selected, which is the most popular configuration mode. Therefore, for the most common configuration mode, the Mode pins can be left unconnected. If the Master Serial mode is desired, the MODE/M0 pin should be connected directly to GND, or through a pull-down resistor of 1 K $\Omega$  or less.

During configuration, some of the I/O pins are used temporarily for the configuration process. All pins used during con-



figuration are shown in Table 14 and Table 15.

Table 14: Pin Functions During Configuration (Spartan Family Only)

Configuration Mo	ode (MODE Pin)	
Slave Serial (High)	Master Serial (Low)	User Operation
MODE (I)	MODE (I)	MODE
HDC (High)	HDC (High)	I/O
LDC (Low)	LDC (Low)	I/O
ĪNIT	ĪNIT	I/O
DONE	DONE	DONE
PROGRAM (I)	PROGRAM (I)	PROGRAM
CCLK (I)	CCLK (O)	CCLK (I)
DIN (I)	DIN (I)	I/O
DOUT	DOUT	SGCK4-I/O
TDI	TDI	TDI-I/O
TCK	TCK	TCK-I/O
TMS	TMS	TMS-I/O
TDO	TDO	TDO-(O)
		ALL OTHERS

#### Notes:

- A shaded table cell represents the internal pull-up used before and during configuration.
- (I) represents an input; (O) represents an output.
- INIT is an open-drain output during configuration.

Table 15: Pin Functions During Configuration (Spartan-XL Family Only)

CONFIGU	JRATION MODE	<m1:m0></m1:m0>	
Slave Serial [1:1]	Master Serial [1:0]	Express [0:X]	User Operation
M1 (High) (I)	M1 (High) (I)	M1(Low) (I)	M1
M0 (High) (I)	M0 (Low) (I)	M0 (I)	MO
HDC (High)	HDC (High)	HDC (High)	I/O
LDC (Low)	LDC (Low)	LDC (Low)	I/O
ĪNIT	ĪNIT	ĪNIT	I/O
DONE	DONE	DONE	DONE
PROGRAM (I)	PROGRAM (I)	PROGRAM (I)	PROGRAM
CCLK (I)	CCLK (O)	CCLK (I)	CCLK (I)
		DATA 7 (I)	I/O
		DATA 6 (I)	I/O
		DATA 5 (I)	I/O
		DATA 4 (I)	I/O
		DATA 3 (I)	I/O
		DATA 2 (I)	I/O
		DATA 1 (I)	I/O
DIN (I)	DIN (I)	DATA 0 (I)	I/O
DOUT	DOUT	DOUT	GCK6-I/O
TDI	TDI	TDI	TDI-I/O
TCK	TCK	TCK	TCK-I/O
TMS	TMS	TMS	TMS-I/O
TDO	TDO	TDO	TDO-(O)
		CS1	I/O
			ALL OTHERS

#### Notes:

- A shaded table cell represents the internal pull-up used before and during configuration.
- (I) represents an input; (O) represents an output. INIT is an open-drain output during configuration.



Slave Serial is the default mode if the Mode pins are left unconnected, as they have weak pull-up resistors during configuration.

Multiple slave devices with identical configurations can be wired with parallel DIN inputs. In this way, multiple devices can be configured simultaneously.

## **Serial Daisy Chain**

Multiple devices with different configurations can be connected together in a "daisy chain," and a single combined bitstream used to configure the chain of slave devices.

To configure a daisy chain of devices, wire the CCLK pins of all devices in parallel, as shown in Figure 25. Connect the DOUT of each device to the DIN of the next. The lead or master FPGA and following slaves each passes resynchronized configuration data coming from a single source. The header data, including the length count, is passed through

and is captured by each FPGA when it recognizes the 0010 preamble. Following the length-count data, each FPGA outputs a High on DOUT until it has received its required number of data frames.

After an FPGA has received its configuration data, it passes on any additional frame start bits and configuration data on DOUT. When the total number of configuration clocks applied after memory initialization equals the value of the 24-bit length count, the FPGAs begin the start-up sequence and become operational together. FPGA I/O are normally released two CCLK cycles after the last configuration bit is received.

The daisy-chained bitstream is not simply a concatenation of the individual bitstreams. The PROM File Formatter must be used to combine the bitstreams for a daisy-chained configuration.

Note:




Figure 25: Master/Slave Serial Mode Circuit Diagram

DS060\_25\_061301






Figure 30: Power-up Configuration Sequence

#### Configuration

The 0010 preamble code indicates that the following 24 bits represent the length count for serial modes. The length count is the total number of configuration clocks needed to load the complete configuration data. (Four additional configuration clocks are required to complete the configuration process, as discussed below.) After the preamble and the length count have been passed through to any device in the daisy chain, its DOUT is held High to prevent frame start bits from reaching any daisy-chained devices. In Spartan-XL family Express mode, the length count bits are ignored, and DOUT is held Low, to disable the next device in the pseudo daisy chain.

A specific configuration bit, early in the first frame of a master device, controls the configuration-clock rate and can increase it by a factor of eight. Therefore, if a fast configuration clock is selected by the bitstream, the slower clock rate is used until this configuration bit is detected.

Each frame has a start field followed by the frame-configuration data bits and a frame error field. If a frame data error is detected, the FPGA halts loading, and signals the error by pulling the open-drain INIT pin Low. After all configuration frames have been loaded into an FPGA using a serial mode, DOUT again follows the input data so that the remaining data is passed on to the next device. In Spartan-XL family Express mode, when the first device is fully programmed, DOUT goes High to enable the next device in the chain.

#### Delaying Configuration After Power-Up

There are two methods of delaying configuration after power-up: put a logic Low on the PROGRAM input, or pull the bidirectional INIT pin Low, using an open-collector (open-drain) driver. (See Figure 30.)

A Low on the PROGRAM input is the more radical approach, and is recommended when the power-supply rise time is excessive or poorly defined. As long as PROGRAM is Low, the FPGA keeps clearing its configuration memory. When PROGRAM goes High, the configuration memory is cleared one more time, followed by the beginning of configuration, provided the INIT input is not externally held Low. Note that a Low on the PROGRAM input automatically forces a Low on the INIT output. The Spartan/XL FPGA PROGRAM pin has a permanent weak pull-up.

Avoid holding  $\overline{PROGRAM}$  Low for more than 500  $\mu s$ . The 500  $\mu s$  maximum limit is only a recommendation, not a requirement. The only effect of holding  $\overline{PROGRAM}$  Low for more than 500  $\mu s$  is an increase in current, measured at about 40 mA in the XCS40XL. This increased current cannot damage the device. This applies only during reconfiguration, not during power-up. The  $\overline{INIT}$  pin can also be held Low to delay reconfiguration, and the same characteristics apply as for the  $\overline{PROGRAM}$  pin.

Using an open-collector or open-drain driver to hold INIT Low before the beginning of configuration causes the FPGA



#### **Readback Abort**

When the Readback Abort option is selected, a High-to-Low transition on RDBK.TRIG terminates the Readback operation and prepares the logic to accept another trigger.

After an aborted Readback, additional clocks (up to one Readback clock per configuration frame) may be required to re-initialize the control logic. The status of Readback is indicated by the output control net RDBK.RIP. RDBK.RIP is High whenever a readback is in progress.

#### **Clock Select**

CCLK is the default clock. However, the user can insert another clock on RDBK.CLK. Readback control and data are clocked on rising edges of RDBK.CLK. If Readback must be inhibited for security reasons, the Readback control nets are simply not connected. RDBK.CLK is located in the lower right chip corner.

## Violating the Maximum High and Low Time Specification for the Readback Clock

The Readback clock has a maximum High and Low time specification. In some cases, this specification cannot be

met. For example, if a processor is controlling Readback, an interrupt may force it to stop in the middle of a readback. This necessitates stopping the clock, and thus violating the specification.

The specification is mandatory only on clocking data at the end of a frame prior to the next start bit. The transfer mechanism will load the data to a shift register during the last six clock cycles of the frame, prior to the start bit of the following frame. This loading process is dynamic, and is the source of the maximum High and Low time requirements.

Therefore, the specification only applies to the six clock cycles prior to and including any start bit, including the clocks before the first start bit in the Readback data stream. At other times, the frame data is already in the register and the register is not dynamic. Thus, it can be shifted out just like a regular shift register.

The user must precisely calculate the location of the Readback data relative to the frame. The system must keep track of the position within a data frame, and disable interrupts before frame boundaries. Frame lengths and data formats are listed in Table 16 and Table 17.



# **Readback Switching Characteristics Guidelines**

The following guidelines reflect worst-case values over the recommended operating conditions.




Figure 33: Spartan and Spartan-XL Readback Timing Diagram

## Spartan and Spartan-XL Readback Switching Characteristics


Symbol		Description	Min	Max	Units
T <sub>RTRC</sub>	rdbk.TRIG	rdbk.TRIG setup to initiate and abort Readback	200	-	ns
T <sub>RCRT</sub>		rdbk.TRIG hold to initiate and abort Readback	50	-	ns
T <sub>RCRD</sub>	rdclk.l	rdbk.DATA delay	-	250	ns
T <sub>RCRR</sub>		rdbk.RIP delay	-	250	ns
T <sub>RCH</sub>		High time	250	500	ns
T <sub>RCL</sub>		Low time	250	500	ns

#### Notes:

- 1. Timing parameters apply to all speed grades.
- 2. If rdbk.TRIG is High prior to Finished, Finished will trigger the first Readback.



# **Configuration Switching Characteristics**



## **Master Mode**

Symbol	Description	Min	Max	Units
T <sub>POR</sub>	Power-on reset	40	130	ms
T <sub>PI</sub>	Program Latency	30	200	μs per CLB column
T <sub>ICCK</sub>	CCLK (output) delay	40	250	μs
T <sub>CCLK</sub>	CCLK (output) period, slow	640	2000	ns
T <sub>CCLK</sub>	CCLK (output) period, fast	100	250	ns

## **Slave Mode**

Symbol	Description	Min	Max	Units
T <sub>POR</sub>	Power-on reset	10	33	ms
T <sub>Pl</sub>	Program latency	30	200	μs per CLB column
T <sub>ICCK</sub>	CCLK (input) delay (required)	4	-	μs
T <sub>CCLK</sub>	CCLK (input) period (required)	80	-	ns



## **Spartan Family DC Characteristics Over Operating Conditions**

Symbol	Description		Min	Max	Units
V <sub>OH</sub>	High-level output voltage @ I <sub>OH</sub> = -4.0 mA, V <sub>CC</sub> min	TTL outputs	2.4	-	V
	High-level output voltage @ I <sub>OH</sub> = −1.0 mA, V <sub>CC</sub> min	CMOS outputs	V <sub>CC</sub> - 0.5	-	V
V <sub>OL</sub>	Low-level output voltage @ I <sub>OL</sub> = 12.0 mA, V <sub>CC</sub> min <sup>(1)</sup>	TTL outputs	-	0.4	V
		CMOS outputs	-	0.4	V
$V_{DR}$	Data retention supply voltage (below which configuratio	n data may be lost)	3.0	-	V
I <sub>cco</sub>	Quiescent FPGA supply current <sup>(2)</sup>	Commercial	-	3.0	mA
		Industrial	-	6.0	mA
IL	Input or output leakage current		-10	+10	μΑ
C <sub>IN</sub>	Input capacitance (sample tested)		-	10	pF
I <sub>RPU</sub>	Pad pull-up (when selected) @ V <sub>IN</sub> = 0V (sample tested)		0.02	0.25	mA
I <sub>RPD</sub>	Pad pull-down (when selected) @ V <sub>IN</sub> = 5V (sample tes	ted)	0.02	-	mA

#### Notes:

- 1. With 50% of the outputs simultaneously sinking 12 mA, up to a maximum of 64 pins.
- With no output current loads, no active input pull-up resistors, all package pins at V<sub>CC</sub> or GND, and the FPGA configured with a Tie option.

## **Spartan Family Global Buffer Switching Characteristic Guidelines**

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

When fewer vertical clock lines are connected, the clock distribution is faster; when multiple clock lines per column are driven from the same global clock, the delay is longer. For

more specific, more precise, and worst-case guaranteed data, reflecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature).

		Spec				Speed Grade		d Grade		
			-4	-3						
Symbol	Description	Device	Max	Max	Units					
T <sub>PG</sub>	From pad through Primary buffer, to any clock K	XCS05	2.0	4.0	ns					
	-	XCS10	2.4	4.3	ns					
		XCS20	2.8	5.4	ns					
		XCS30	3.2	5.8	ns					
		XCS40	3.5	6.4	ns					
T <sub>SG</sub>	From pad through Secondary buffer, to any clock K	XCS05	2.5	4.4	ns					
		XCS10	2.9	4.7	ns					
		XCS20	3.3	5.8	ns					
		XCS30	3.6	6.2	ns					
		XCS40	3.9	6.7	ns					



## **Spartan Family IOB Output Switching Characteristic Guidelines**

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to

the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values are expressed in nanoseconds unless otherwise noted.

			Speed Grade				
			-	4	-	3	
Symbol	Description	Device	Min	Max	Min	Max	Units
Clocks							
T <sub>CH</sub>	Clock High	All devices	3.0	-	4.0	-	ns
T <sub>CL</sub>	Clock Low	All devices	3.0	-	4.0	-	ns
Propagation	Delays - TTL Outputs <sup>(1,2)</sup>						
T <sub>OKPOF</sub>	Clock (OK) to Pad, fast	All devices	-	3.3	-	4.5	ns
T <sub>OKPOS</sub>	Clock (OK to Pad, slew-rate limited	All devices	-	6.9	-	7.0	ns
T <sub>OPF</sub>	Output (O) to Pad, fast	All devices	-	3.6	-	4.8	ns
T <sub>OPS</sub>	Output (O) to Pad, slew-rate limited	All devices	-	7.2	-	7.3	ns
T <sub>TSHZ</sub>	3-state to Pad High-Z (slew-rate independent)	All devices	-	3.0	-	3.8	ns
T <sub>TSONF</sub>	3-state to Pad active and valid, fast	All devices	-	6.0	-	7.3	ns
T <sub>TSONS</sub>	3-state to Pad active and valid, slew-rate limited	All devices	-	9.6	-	9.8	ns
Setup and H	old Times		+	+	!	-	
T <sub>OOK</sub>	Output (O) to clock (OK) setup time	All devices	2.5	-	3.8	-	ns
T <sub>OKO</sub>	Output (O) to clock (OK) hold time	All devices	0.0	-	0.0	-	ns
T <sub>ECOK</sub>	Clock Enable (EC) to clock (OK) setup time	All devices	2.0	-	2.7	-	ns
T <sub>OKEC</sub>	Clock Enable (EC) to clock (OK) hold time	All devices	0.0	-	0.5	-	ns
Global Set/F	Reset	l	1				
$T_{MRW}$	Minimum GSR pulse width	All devices	11.5		13.5		ns
T <sub>RPO</sub>	Delay from GSR input to any Pad	XCS05	-	12.0	-	15.0	ns
		XCS10	-	12.5	-	15.7	ns
		XCS20	-	13.0	-	16.2	ns
		XCS30	-	13.5	-	16.9	ns
		XCS40	-	14.0	-	17.5	ns

#### Notes:

- 1. Delay adder for CMOS Outputs option (with fast slew rate option): for -3 speed grade, add 1.0 ns; for -4 speed grade, add 0.8 ns.
- 2. Delay adder for CMOS Outputs option (with slow slew rate option): for -3 speed grade, add 2.0 ns; for -4 speed grade, add 1.5 ns.
- 3. Output timing is measured at ~50% V<sub>CC</sub> threshold, with 50 pF external capacitive loads including test fixture. Slew-rate limited output rise/fall times are approximately two times longer than fast output rise/fall times.
- 4. Voltage levels of unused pads, bonded or unbonded, must be valid logic levels. Each can be configured with the internal pull-up (default) or pull-down resistor, or configured as a driven output, or can be driven from an external source.



## Spartan-XL Family CLB RAM Synchronous (Edge-Triggered) Write Operation Guidelines

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE

in the Xilinx Development System) and back-annotated to the simulation netlist. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all Spartan-XL devices and are expressed in nanoseconds unless otherwise noted.

				Speed	l Grade		
			•	-5	-	-4	
Symbol	Single Port RAM	Size <sup>(1)</sup>	Min	Max	Min	Max	Units
Write Ope	ration						
T <sub>WCS</sub>	Address write cycle time (clock K period)	16x2	7.7	-	8.4	-	ns
T <sub>WCTS</sub>		32x1	7.7	-	8.4	-	ns
T <sub>WPS</sub>	Clock K pulse width (active edge)	16x2	3.1	-	3.6	-	ns
T <sub>WPTS</sub>		32x1	3.1	-	3.6	-	ns
T <sub>ASS</sub>	Address setup time before clock K	16x2	1.3	-	1.5	-	ns
T <sub>ASTS</sub>		32x1	1.5	-	1.7	-	ns
T <sub>DSS</sub>	DIN setup time before clock K	16x2	1.5	-	1.7	-	ns
T <sub>DSTS</sub>		32x1	1.8	-	2.1	-	ns
T <sub>WSS</sub>	WE setup time before clock K	16x2	1.4	-	1.6	-	ns
T <sub>WSTS</sub>		32x1	1.3	-	1.5	-	ns
	All hold times after clock K	16x2	0.0	-	0.0	-	ns
T <sub>WOS</sub>	Data valid after clock K	32x1	-	4.5	-	5.3	ns
T <sub>WOTS</sub>		16x2	-	5.4	-	6.3	ns
Read Ope	ration	•	11	1			11
T <sub>RC</sub>	Address read cycle time	16x2	2.6	-	3.1	-	ns
T <sub>RCT</sub>		32x1	3.8	-	5.5	-	ns
T <sub>ILO</sub>	Data Valid after address change (no Write	16x2	-	1.0	-	1.1	ns
T <sub>IHO</sub>	Enable)	32x1	-	1.7	-	2.0	ns
T <sub>ICK</sub>	Address setup time before clock K	16x2	0.6	-	0.7	-	ns
T <sub>IHCK</sub>		32x1	1.3	-	1.6	-	ns
Notes:							

#### Notes:

56

<sup>1.</sup> Timing for 16 x 1 RAM option is identical to 16 x 2 RAM timing.



## Spartan-XL Family CLB RAM Synchronous (Edge-Triggered) Write Operation Guidelines (cont.)

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE

in the Xilinx Development System) and back-annotated to the simulation netlist. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all Spartan-XL devices and are expressed in nanoseconds unless otherwise noted.

				5	-4			
Symbol	Dual Port RAM	Size	Min	Max	Min	Max	Units	
Write Operat	tion <sup>(1)</sup>							
T <sub>WCDS</sub>	Address write cycle time (clock K period)	16x1	7.7	-	8.4	-	ns	
T <sub>WPDS</sub>	Clock K pulse width (active edge)	16x1	3.1	-	3.6	-	ns	
T <sub>ASDS</sub>	Address setup time before clock K	16x1	1.3	-	1.5	-	ns	
T <sub>DSDS</sub>	DIN setup time before clock K	16x1	1.7	-	2.0	-	ns	
T <sub>WSDS</sub>	WE setup time before clock K	16x1	1.4	-	1.6	-	ns	
	All hold times after clock K	16x1	0	-	0	-	ns	
T <sub>WODS</sub>	Data valid after clock K	16x1	-	5.2	-	6.1	ns	


**Dual Port** 

#### Notes:

**Single Port** 

## Spartan-XL Family CLB RAM Synchronous (Edge-Triggered) Write Timing

# WCLK (K) T<sub>WHS</sub> $\mathsf{T}_{\mathsf{WSS}}$ WE $\mathsf{T}_{\mathsf{DHS}}$ $T_{DSS}$ DATA IN $T_{ASS}$ TAHS **ADDRESS** TILO T<sub>ILO</sub> $\mathsf{T}_{\mathsf{WOS}}$ **DATA OUT** OLD NEW



DS060\_34\_011300

<sup>1.</sup> Read Operation timing for 16 x 1 dual-port RAM option is identical to 16 x 2 single-port RAM timing



# **Pin Descriptions**

There are three types of pins in the Spartan/XL devices:

- · Permanently dedicated pins
- User I/O pins that can have special functions
- Unrestricted user-programmable I/O pins.

Before and during configuration, all outputs not used for the configuration process are 3-stated with the I/O pull-up resistor network activated. After configuration, if an IOB is unused it is configured as an input with the I/O pull-up resistor network remaining activated.

Any user I/O can be configured to drive the Global Set/Reset net GSR or the global three-state net GTS. See **Global Signals: GSR and GTS**, page 20 for more information.

Device pins for Spartan/XL devices are described in Table 18.

Some Spartan-XL devices are available in Pb-free package options. The Pb-free package options have the same pinouts as the standard package options.

Table 18: Pin Descriptions

Pin Name	I/O During Config.	I/O After Config.	Pin Description
Permanently D	Dedicated P	ins	
V <sub>CC</sub>	Х	Х	Eight or more (depending on package) connections to the nominal +5V supply voltage (+3.3V for Spartan-XL devices). All must be connected, and each must be decoupled with a 0.01 –0.1 $\mu$ F capacitor to Ground.
GND	Х	Х	Eight or more (depending on package type) connections to Ground. All must be connected.
CCLK	I or O	I	During configuration, Configuration Clock (CCLK) is an output in Master mode and is an input in Slave mode. After configuration, CCLK has a weak pull-up resistor and can be selected as the Readback Clock. There is no CCLK High or Low time restriction on Spartan/XL devices, except during Readback. See Violating the Maximum High and Low Time Specification for the Readback Clock, page 39 for an explanation of this exception.
DONE	I/O	0	DONE is a bidirectional signal with an optional internal pull-up resistor. As an open-drain output, it indicates the completion of the configuration process. As an input, a Low level on DONE can be configured to delay the global logic initialization and the enabling of outputs.
			The optional pull-up resistor is selected as an option in the program that creates the configuration bitstream. The resistor is included by default.
PROGRAM	I	I	PROGRAM is an active Low input that forces the FPGA to clear its configuration memory. It is used to initiate a configuration cycle. When PROGRAM goes High, the FPGA finishes the current clear cycle and executes another complete clear cycle, before it goes into a WAIT state and releases INIT.
			The PROGRAM pin has a permanent weak pull-up, so it need not be externally pulled up to VCC.
MODE (Spartan)	I	Х	The Mode input(s) are sampled after INIT goes High to determine the configuration mode to be used.
M0, M1 (Spartan-XL)			During configuration, these pins have a weak pull-up resistor. For the most popular configuration mode, Slave Serial, the mode pins can be left unconnected. For Master Serial mode, connect the Mode/M0 pin directly to system ground.



# **Device-Specific Pinout Tables**

Device-specific tables include all packages for each Spartan and Spartan-XL device. They follow the pad locations around the die, and include boundary scan register locations.

Some Spartan-XL devices are available in Pb-free package options. The Pb-free package options have the same pinouts as the standard package options.

## XCS05 and XCS05XL Device Pinouts

XCS05/XL	(A)		Bndry
Pad Name	PC84 <sup>(4)</sup>	VQ100	Scan
VCC	P2	P89	-
I/O	P3	P90	32
I/O	P4	P91	35
I/O	-	P92	38
I/O	-	P93	41
I/O	P5	P94	44
I/O	P6	P95	47
I/O	P7	P96	50
I/O	P8	P97	53
I/O	P9	P98	56
I/O, SGCK1 <sup>(1)</sup> , GCK8 <sup>(2)</sup>	P10	P99	59
VCC	P11	P100	-
GND	P12	P1	-
I/O, PGCK1 <sup>(1)</sup> , GCK1 <sup>(2)</sup>	P13	P2	62
I/O	P14	P3	65
I/O, TDI	P15	P4	68
I/O, TCK	P16	P5	71
I/O, TMS	P17	P6	74
I/O	P18	P7	77
I/O	-	P8	83
I/O	P19	P9	86
I/O	P20	P10	89
GND	P21	P11	-
VCC	P22	P12	-
I/O	P23	P13	92
I/O	P24	P14	95
I/O	-	P15	98
I/O	P25	P16	104
I/O	P26	P17	107
I/O	P27	P18	110
I/O	-	P19	113
I/O	P28	P20	116
I/O, SGCK2 <sup>(1)</sup> , GCK2 <sup>(2)</sup>	P29	P21	119
Not Connected <sup>(1)</sup> , M1 <sup>(2)</sup>	P30	P22	122
GND	P31	P23	-
MODE <sup>(1)</sup> , M0 <sup>(2)</sup>	P32	P24	125
VCC	P33	P25	-
1	1		I.

## **XCS05 and XCS05XL Device Pinouts**

XCS05/XL Pad Name	PC84 <sup>(4)</sup>	VQ100	Bndry Scan
Not Connected <sup>(1)</sup> ,	P34	P26	126 <sup>(1)</sup>
PWRDWN <sup>(2)</sup>		F20	
I/O, PGCK2 <sup>(1)</sup> , GCK3 <sup>(2)</sup>	P35	P27	127 <sup>(3)</sup>
I/O (HDC)	P36	P28	130 <sup>(3)</sup>
I/O	-	P29	133 <sup>(3)</sup>
I/O (LDC)	P37	P30	136 <sup>(3)</sup>
I/O	P38	P31	139 <sup>(3)</sup>
I/O	P39	P32	142 <sup>(3)</sup>
I/O	-	P33	145 <sup>(3)</sup>
I/O	-	P34	148 <sup>(3)</sup>
I/O	P40	P35	151 <sup>(3)</sup>
I/O (ĪNĪT)	P41	P36	154 <sup>(3)</sup>
VCC	P42	P37	-
GND	P43	P38	-
I/O	P44	P39	157 <sup>(3)</sup>
I/O	P45	P40	160 <sup>(3)</sup>
I/O	-	P41	163 <sup>(3)</sup>
I/O	-	P42	166 <sup>(3)</sup>
I/O	P46	P43	169 <sup>(3)</sup>
I/O	P47	P44	172 <sup>(3)</sup>
I/O	P48	P45	175 <sup>(3)</sup>
I/O	P49	P46	178 <sup>(3)</sup>
I/O	P50	P47	181 <sup>(3)</sup>
I/O, SGCK3 <sup>(1)</sup> , GCK4 <sup>(2)</sup>	P51	P48	184 <sup>(3)</sup>
GND	P52	P49	-
DONE	P53	P50	-
VCC	P54	P51	-
PROGRAM	P55	P52	- (0)
I/O (D7 <sup>(2)</sup> )	P56	P53	187 <sup>(3)</sup>
I/O, PGCK3 <sup>(1)</sup> , GCK5 <sup>(2)</sup>	P57	P54	190 <sup>(3)</sup>
I/O (D6 <sup>(2)</sup> )	P58	P55	193 <sup>(3)</sup>
I/O	-	P56	196 <sup>(3)</sup>
I/O (D5 <sup>(2)</sup> )	P59	P57	199 <sup>(3)</sup>
I/O	P60	P58	202 <sup>(3)</sup>
I/O	-	P59	205 <sup>(3)</sup>
I/O	-	P60	208 <sup>(3)</sup>
I/O (D4 <sup>(2)</sup> )	P61	P61	211(3)
1/0	P62	P62	214 <sup>(3)</sup>
VCC	P63	P63	-
GND	P64	P64	-
I/O (D3 <sup>(2)</sup> )	P65	P65	217 <sup>(3)</sup>
1/0	P66	P66	220(3)
1/0	-	P67	223 <sup>(3)</sup>
I/O (D2 <sup>(2)</sup> )	P67	P68	229 <sup>(3)</sup>
1/0	P68	P69	232 <sup>(3)</sup>
I/O (D1 <sup>(2)</sup> )	P69	P70	235 <sup>(3)</sup>



## XCS05 and XCS05XL Device Pinouts

XCS05/XL			Bndry
Pad Name	PC84 <sup>(4)</sup>	VQ100	Scan
I/O	P70	P71	238 <sup>(3)</sup>
I/O (D0 <sup>(2)</sup> , DIN)	P71	P72	241 <sup>(3)</sup>
I/O, SGCK4 <sup>(1)</sup> , GCK6 <sup>(2)</sup> (DOUT)	P72	P73	244 <sup>(3)</sup>
CCLK	P73	P74	-
VCC	P74	P75	-
O, TDO	P75	P76	0
GND	P76	P77	-
I/O	P77	P78	2
I/O, PGCK4 <sup>(1)</sup> , GCK7 <sup>(2)</sup>	P78	P79	5
I/O (CS1 <sup>(2)</sup> )	P79	P80	8
I/O	P80	P81	11
I/O	P81	P82	14
I/O	P82	P83	17
I/O	-	P84	20
I/O	-	P85	23
I/O	P83	P86	26
I/O	P84	P87	29
GND	P1	P88	-

#### Notes:

- 1. 5V Spartan family only
- 2. 3V Spartan-XL family only
- 3. The "PWRDWN" on the XCS05XL is not part of the Boundary Scan chain. For the XCS05XL, subtract 1 from all Boundary Scan numbers from GCK3 on (127 and higher).
- 4. PC84 package discontinued by PDN2004-01

## **XCS10 and XCS10XL Device Pinouts**

XCS10/XL Pad Name	PC84 <sup>(4)</sup>	VQ100	CS144 <sup>(2,4)</sup>	TQ144	Bndry Scan
VCC	P2	P89	D7	P128	-
I/O	P3	P90	A6	P129	44
I/O	P4	P91	В6	P130	47
I/O	-	P92	C6	P131	50
I/O	-	P93	D6	P132	53
I/O	P5	P94	A5	P133	56
I/O	P6	P95	B5	P134	59
I/O	-	-	C5	P135	62
I/O	-	-	D5	P136	65
GND	-	-	A4	P137	-
I/O	P7	P96	B4	P138	68
I/O	P8	P97	C4	P139	71
I/O	-	-	A3	P140	74
I/O	-	-	В3	P141	77
I/O	P9	P98	C3	P142	80

## **XCS10 and XCS10XL Device Pinouts**

			vice Pino		D
XCS10/XL Pad Name	PC84 <sup>(4)</sup>	VQ100	CS144 <sup>(2,4)</sup>	TQ144	Bndry Scan
I/O,	P10	P99	A2	P143	83
SGCK1 <sup>(1)</sup>					
GCK8 <sup>(2)</sup>					
VCC	P11	P100	B2	P144	-
GND	P12	P1	A1	P1	-
I/O,	P13	P2	B1	P2	86
PGCK1 <sup>(1)</sup>					
GCK1 <sup>(2)</sup>					
I/O	P14	P3	C2	P3	89
I/O	-	-	C1	P4	92
I/O	-	-	D4	P5	95
I/O, TDI	P15	P4	D3	P6	98
I/O, TCK	P16	P5	D2	P7	101
GND	-	-	D1	P8	ı
I/O	-	_	E4	P9	104
I/O	-	-	E3	P10	107
I/O, TMS	P17	P6	E2	P11	110
I/O	P18	P7	E1	P12	113
I/O	-	-	F4	P13	116
I/O	-	P8	F3	P14	119
I/O	P19	P9	F2	P15	122
I/O	P20	P10	F1	P16	125
GND	P21	P11	G2	P17	-
VCC	P22	P12	G1	P18	-
I/O	P23	P13	G3	P19	128
I/O	P24	P14	G4	P20	131
I/O	-	P15	H1	P21	134
I/O	-	-	H2	P22	137
I/O	P25	P16	H3	P23	140
I/O	P26	P17	H4	P24	143
I/O	-	-	J1	P25	146
I/O	-	-	J2	P26	149
GND	-	-	J3	P27	-
I/O	P27	P18	J4	P28	152
I/O	-	P19	K1	P29	155
I/O	_	-	K2	P30	158
I/O	_	_	K3	P31	161
I/O	P28	P20	L1	P32	164
I/O,	P29	P21	L2	P33	167
SGCK2 <sup>(1)</sup>	1 23	1 - 1	L	. 00	107
GCK2 <sup>(2)</sup>					
Not	P30	P22	L3	P34	170
Connect-					
ed <sup>(1)</sup>					
M1 <sup>(2)</sup>					
GND	P31	P23	M1	P35	-
$MODE^{(1)}$ ,	P32	P24	M2	P36	173
M0 <sup>(2)</sup>					



## **XCS20 and XCS20XL Device Pinouts**

XCS20/XL Pad Name	VQ100	CS144 <sup>(2,4)</sup>	TQ144	PQ208	Bndry Scan
I/O	-	F4	P13	P21	170
I/O	P8	F3	P14	P22	173
I/O	P9	F2	P15	P23	176
I/O	P10	F1	P16	P24	179
GND	P11	G2	P17	P25	-
VCC	P12	G1	P18	P26	-
I/O	P13	G3	P19	P27	182
I/O	P14	G4	P20	P28	185
I/O	P15	H1	P21	P29	188
I/O	-	H2	P22	P30	191
I/O	-	-	-	P31	194
I/O	-	-	-	P32	197
VCC <sup>(2)</sup>	-	-	-	P33	-
I/O	P16	H3	P23	P34	200
I/O	P17	H4	P24	P35	203
I/O	-	J1	P25	P36	206
I/O	-	J2	P26	P37	209
GND	-	J3	P27	P38	-
I/O	-	-	-	P40	212
I/O	-	-	-	P41	215
I/O	-	-	-	P42	218
I/O	-	-	-	P43	221
I/O	P18	J4	P28	P44	224
I/O	P19	K1	P29	P45	227
I/O	-	K2	P30	P46	230
I/O	-	K3	P31	P47	233
I/O	P20	L1	P32	P48	236
I/O, SGCK2 <sup>(1)</sup> , GCK2 <sup>(2)</sup>	P21	L2	P33	P49	239
Not Connected <sup>(1)</sup> M1 <sup>(2)</sup>	P22	L3	P34	P50	242
GND	P23	M1	P35	P51	-
MODE <sup>(1)</sup> , M0 <sup>(2)</sup>	P24	M2	P36	P52	245
VCC	P25	N1	P37	P53	-
Not Connected <sup>(1)</sup> PWRDWN <sup>(2)</sup>	P26	N2	P38	P54	246 (1)
I/O, PGCK2 <sup>(1)</sup> , GCK3 <sup>(2)</sup>	P27	M3	P39	P55	247 (3)
I/O (HDC)	P28	N3	P40	P56	250 <sup>(3)</sup>
I/O	-	K4	P41	P57	253 <sup>(3)</sup>
I/O	-	L4	P42	P58	256 <sup>(3)</sup>
I/O	P29	M4	P43	P59	259 <sup>(3)</sup>

# **XCS20 and XCS20XL Device Pinouts**

XCS20/XL		ONE DCV			Bndry
Pad Name	VQ100	CS144 <sup>(2,4)</sup>	TQ144	PQ208	Scan
I/O (LDC)	P30	N4	P44	P60	262 <sup>(3)</sup>
I/O	-	-	-	P61	265 <sup>(3)</sup>
I/O	-	-	-	P62	268 <sup>(3)</sup>
I/O	-	-	-	P63	271 <sup>(3)</sup>
I/O	-	-	-	P64	274 <sup>(3)</sup>
GND	-	K5	P45	P66	-
I/O	-	L5	P46	P67	277 (3)
I/O	-	M5	P47	P68	280 (3)
I/O	P31	N5	P48	P69	283 <sup>(3)</sup>
I/O	P32	K6	P49	P70	286 <sup>(3)</sup>
VCC <sup>(2)</sup>	-	-	-	P71	-
I/O	-	-	-	P72	289 <sup>(3)</sup>
I/O	-	-	-	P73	292 <sup>(3)</sup>
I/O	P33	L6	P50	P74	295 <sup>(3)</sup>
I/O	P34	M6	P51	P75	298 <sup>(3)</sup>
I/O	P35	N6	P52	P76	301 <sup>(3)</sup>
I/O (INIT)	P36	M7	P53	P77	304 <sup>(3)</sup>
VCC	P37	N7	P54	P78	-
GND	P38	L7	P55	P79	-
I/O	P39	K7	P56	P80	307 <sup>(3)</sup>
I/O	P40	N8	P57	P81	310 <sup>(3)</sup>
I/O	P41	M8	P58	P82	313 <sup>(3)</sup>
I/O	P42	L8	P59	P83	316 <sup>(3)</sup>
I/O	-	-	-	P84	319 <sup>(3)</sup>
I/O	-	-	-	P85	322 (3)
VCC <sup>(2)</sup>	-	-	-	P86	-
I/O	P43	K8	P60	P87	325 <sup>(3)</sup>
I/O	P44	N9	P61	P88	328 (3)
I/O	-	M9	P62	P89	331 <sup>(3)</sup>
I/O	-	L9	P63	P90	334 <sup>(3)</sup>
GND	-	K9	P64	P91	-
I/O	-	-	-	P93	337 <sup>(3)</sup>
I/O	-	-	1	P94	340 <sup>(3)</sup>
I/O	-	-	1	P95	343 <sup>(3)</sup>
I/O	-	-	ı	P96	346 <sup>(3)</sup>
I/O	P45	N10	P65	P97	349 <sup>(3)</sup>
I/O	P46	M10	P66	P98	352 <sup>(3)</sup>
I/O	-	L10	P67	P99	355 <sup>(3)</sup>
I/O	-	N11	P68	P100	358 <sup>(3)</sup>
I/O	P47	M11	P69	P101	361 <sup>(3)</sup>
I/O, SGCK3 <sup>(1)</sup> , GCK4 <sup>(2)</sup>	P48	L11	P70	P102	364 (3)
GND	P49	N12	P71	P103	-
DONE	P50	M12	P72	P104	-
VCC	P51	N13	P73	P105	-



## Additional XCS20/XL Package Pins

PQ208								
Not Connected Pins								
P12	P12 P18 <sup>(1)</sup> P33 <sup>(1)</sup> P39 P65 P71 <sup>(1)</sup>							
P86 <sup>(1)</sup>	P92	P111	P121 <sup>(1)</sup>	P140 <sup>(1)</sup>	P144			
P165	P173 <sup>(1)</sup>	P192 <sup>(1)</sup>	P202	P203	-			
9/16/98								

#### Notes:

- 1. 5V Spartan family only
- 2. 3V Spartan-XL family only
- The "PWRDWN" on the XCS20XL is not part of the Boundary Scan chain. For the XCS20XL, subtract 1 from all Boundary Scan numbers from GCK3 on (247 and higher).
- 4. CS144 package discontinued by PDN2004-01

## XCS30 and XCS30XL Device Pinouts

XCS30/XL Pad Name	VQ100 <sup>(5)</sup>	TQ144	PQ208	PQ240	BG256 <sup>(5)</sup>	CS280 <sup>(2,5)</sup>	Bndry Scan
VCC	P89	P128	P183	P212	VCC <sup>(4)</sup>	C10	-
I/O	P90	P129	P184	P213	C10	D10	74
I/O	P91	P130	P185	P214	D10	E10	77
I/O	P92	P131	P186	P215	A9	A9	80
I/O	P93	P132	P187	P216	B9	В9	83
I/O	-	-	P188	P217	C9	C9	86
I/O	-	-	P189	P218	D9	D9	89
I/O	P94	P133	P190	P220	A8	A8	92
I/O	P95	P134	P191	P221	B8	B8	95
VCC	-	-	P192	P222	VCC <sup>(4)</sup>	A7	-
I/O	-	-	-	P223	A6	B7	98
I/O	-	-	-	P224	C7	C7	101
I/O	-	P135	P193	P225	B6	D7	104
I/O	-	P136	P194	P226	A5	A6	107
GND	-	P137	P195	P227	GND <sup>(4)</sup>	GND <sup>(4)</sup>	-
I/O	-	-	P196	P228	C6	В6	110
I/O	-	-	P197	P229	B5	C6	113
I/O	-	-	P198	P230	A4	D6	116
I/O	-	-	P199	P231	C5	E6	119
I/O	P96	P138	P200	P232	B4	<b>A</b> 5	122
I/O	P97	P139	P201	P233	A3	C5	125
I/O	-	-	P202	P234	D5	B4	128
I/O	-	-	P203	P235	C4	C4	131
I/O	-	P140	P204	P236	В3	A3	134
I/O	-	P141	P205	P237	B2	A2	137
I/O	P98	P142	P206	P238	A2	В3	140
I/O, SGCK1 <sup>(1)</sup> , GCK8 <sup>(2)</sup>	P99	P143	P207	P239	СЗ	B2	143
VCC	P100	P144	P208	P240	VCC <sup>(4)</sup>	A1	-
GND	P1	P1	P1	P1	GND <sup>(4)</sup>	GND <sup>(4)</sup>	-
I/O, PGCK1 <sup>(1)</sup> , GCK1 <sup>(2)</sup>	P2	P2	P2	P2	B1	C3	146
I/O	P3	P3	P3	P3	C2	C2	149
I/O	-	P4	P4	P4	D2	B1	152



## XCS40 and XCS40XL Device Pinouts

#### XCS40/XL **Bndry** CS280<sup>(2,5)</sup> **Pad Name PQ208 PQ240 BG256** Scan GND GND<sup>(4)</sup> GND<sup>(4)</sup> P25 P29 VCC P26 P30 VCC<sup>(4)</sup> VCC<sup>(4)</sup> I/O P31 P27 L2 K3 254 I/O P28 P32 L3 K4 257 I/O P33 K5 P29 L4 260 I/O P30 P34 M1 L1 263 I/O P31 P35 M2 L2 266 I/O P32 P36 МЗ L3 269 I/O M4 L4 272 -I/O М1 275 I/O P38 N1 M2 278 I/O P39 N2 МЗ 281 VCC<sup>(4)</sup> VCC<sup>(4)</sup> VCC P33 P40 I/O P34 P41 Р1 N<sub>1</sub> 284 I/O P35 P42 P2 N2 287 I/O P36 P43 R1 N3 290 I/O P37 P44 Р3 N4 293 **GND** P38 P45 GND<sup>(4)</sup> GND<sup>(4)</sup> I/O P46 T1 P1 296 I/O P39 P47 R3 P2 299 I/O P40 P48 T2 Р3 302 I/O P41 P49 U1 P4 305 I/O P42 P50 T3 P5 308 I/O P43 P51 U2 R1 311 I/O R2 314 I/O R4 317 --I/O P44 P52 V1 T1 320 I/O P45 P53 T4 T2 323 P46 I/O U3 P54 Т3 326 I/O P47 P55 V2 U1 329 I/O P48 P56 W1 V1 332 I/O, P49 P57 V3 U2 335 SGCK2<sup>(1)</sup>. GCK2 (2) Not P50 P58 W2 V2 338 Connected<sup>(1)</sup> $M1^{(2)}$ GND GND<sup>(4)</sup> GND<sup>(4)</sup> P51 P59 $MODE^{(1)}$ . P52 P60 Υ1 W1 341 $M0^{(2)}$ VCC P53 P61 VCC(4) VCC<sup>(4)</sup> 342(1) Not P54 P62 W3 V3 Connected<sup>(1)</sup> PWRDWN<sup>(2)</sup> 343 (3) I/O, P55 P63 Y2 W2 PGCK2(1), GCK3<sup>(2)</sup>

#### XCS40 and XCS40XL Device Pinouts

XCS40/XL Pad Name	PQ208	PQ240	BG256	CS280 <sup>(2,5)</sup>	Bndry Scan
I/O (HDC)	P56	P64	W4	W3	346 <sup>(3)</sup>
I/O	P57	P65	V4	T4	349 <sup>(3)</sup>
I/O	P58	P66	U5	U4	352 <sup>(3)</sup>
I/O	P59	P67	Y3	V4	355 <sup>(3)</sup>
I/O (LDC)	P60	P68	Y4	W4	358 <sup>(3)</sup>
I/O	-	-	-	R5	361 <sup>(3)</sup>
I/O	-	-	-	U5	364 <sup>(3)</sup>
I/O	P61	P69	V5	T5	367 <sup>(3)</sup>
I/O	P62	P70	W5	W5	370 <sup>(3)</sup>
I/O	P63	P71	Y5	R6	373 <sup>(3)</sup>
I/O	P64	P72	V6	U6	376 <sup>(3)</sup>
I/O	P65	P73	W6	V6	379 <sup>(3)</sup>
I/O	-	P74	Y6	T6	382 (3)
GND	P66	P75	GND <sup>(4)</sup>	GND <sup>(4)</sup>	-
I/O	P67	P76	W7	W6	385 (3)
I/O	P68	P77	Y7	U7	388 (3)
I/O	P69	P78	V8	V7	391 <sup>(3)</sup>
I/O	P70	P79	W8	W7	394 <sup>(3)</sup>
VCC	P71	P80	VCC <sup>(4)</sup>	VCC <sup>(4)</sup>	-
I/O	P72	P81	Y8	W8	397 <sup>(3)</sup>
I/O	P73	P82	U9	U8	400 (3)
I/O	-	-	V9	V8	403 (3)
I/O	-	-	W9	T8	406 <sup>(3)</sup>
I/O	-	P84	Y9	W9	409 (3)
I/O	-	P85	W10	V9	412 <sup>(3)</sup>
I/O	P74	P86	V10	U9	415 <sup>(3)</sup>
I/O	P75	P87	Y10	Т9	418 <sup>(3)</sup>
I/O	P76	P88	Y11	W10	421 <sup>(3)</sup>
I/O (ĪNIT)	P77	P89	W11	V10	424 <sup>(3)</sup>
VCC	P78	P90	VCC <sup>(4)</sup>	VCC <sup>(4)</sup>	VCC <sup>(4)</sup>
GND	P79	P91	GND <sup>(4)</sup>	GND <sup>(4)</sup>	-
I/O	P80	P92	V11	T10	427 <sup>(3)</sup>
I/O	P81	P93	U11	R10	430 <sup>(3)</sup>
I/O	P82	P94	Y12	W11	433 <sup>(3)</sup>
I/O	P83	P95	W12	V11	436 <sup>(3)</sup>
I/O	P84	P96	V12	U11	439 <sup>(3)</sup>
I/O	P85	P97	U12	T11	442 <sup>(3)</sup>
I/O	-	-	Y13	W12	445 <sup>(3)</sup>
I/O	-	-	W13	V12	448 (3)
I/O	-	P99	V13	U12	451 <sup>(3)</sup>
I/O	-	P100	Y14	T12	454 <sup>(3)</sup>
VCC	P86	P101	VCC <sup>(4)</sup>	VCC <sup>(4)</sup>	-
I/O	P87	P102	Y15	V13	457 <sup>(3)</sup>
I/O	P88	P103	V14	U13	460 <sup>(3)</sup>
I/O	P89	P104	W15	T13	463 <sup>(3)</sup>