



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 400 |
| Number of Logic Elements/Cells | 950 |
| Total RAM Bits | 12800 |
| Number of I/O | 113 |
| Number of Gates | 20000 |
| Voltage - Supply | 4.5V ~ 5.5V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 144-LQFP |
| Supplier Device Package | 144-TQFP (20x20) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xcs20-3tq144i |


General Overview

Spartan series FPGAs are implemented with a regular, flexible, programmable architecture of Configurable Logic Blocks (CLBs), interconnected by a powerful hierarchy of versatile routing resources (routing channels), and surrounded by a perimeter of programmable Input/Output Blocks (IOBs), as seen in **Figure 1**. They have generous routing resources to accommodate the most complex interconnect patterns.

The devices are customized by loading configuration data into internal static memory cells. Re-programming is possible an unlimited number of times. The values stored in these

memory cells determine the logic functions and interconnections implemented in the FPGA. The FPGA can either actively read its configuration data from an external serial PROM (Master Serial mode), or the configuration data can be written into the FPGA from an external device (Slave Serial mode).


Spartan series FPGAs can be used where hardware must be adapted to different user applications. FPGAs are ideal for shortening design and development cycles, and also offer a cost-effective solution for production rates well beyond 50,000 systems per month.




DS060_01_081100


Figure 1: Basic FPGA Block Diagram

Table 2: CLB Storage Element Functionality

| Mode | CK | EC | SR | D | Q |
|------------------------------|---|----|----|---|----|
| Power-Up or GSR | X | X | X | X | SR |
| Flip-Flop Operation | X | X | 1 | X | SR |
| |  | 1* | 0* | D | D |
| | 0 | X | 0* | X | Q |
| Latch Operation (Spartan-XL) | 1 | 1* | 0* | X | Q |
| | 0 | 1* | 0* | D | D |
| Both | X | 0 | 0* | X | Q |

Legend:

- X Don't care
-  Rising edge (clock not inverted).
- SR Set or Reset value. Reset is default.
- 0* Input is Low or unconnected (default value)
- 1* Input is High or unconnected (default value)



DS060_03_041901

Figure 3: CLB Flip-Flop Functional Block Diagram

Clock Input

Each flip-flop can be triggered on either the rising or falling clock edge. The CLB clock line is shared by both flip-flops. However, the clock is individually invertible for each flip-flop (see CK path in Figure 3). Any inverter placed on the clock line in the design is automatically absorbed into the CLB.

Clock Enable

The clock enable line (EC) is active High. The EC line is shared by both flip-flops in a CLB. If either one is left disconnected, the clock enable for that flip-flop defaults to the active state. EC is not invertible within the CLB. The clock enable is synchronous to the clock and must satisfy the setup and hold timing specified for the device.

Set/Reset

The set/reset line (SR) is an asynchronous active High control of the flip-flop. SR can be configured as either set or reset at each flip-flop. This configuration option determines the state in which each flip-flop becomes operational after configuration. It also determines the effect of a GSR pulse during normal operation, and the effect of a pulse on the SR line of the CLB. The SR line is shared by both flip-flops. If SR is not specified for a flip-flop the set/reset for that flip-flop defaults to the inactive state. SR is not invertible within the CLB.

CLB Signal Flow Control


In addition to the H-LUT input control multiplexers (shown in box "A" of Figure 2, page 4) there are signal flow control multiplexers (shown in box "B" of Figure 2) which select the signals which drive the flip-flop inputs and the combinational CLB outputs (X and Y).

Each flip-flop input is driven from a 4:1 multiplexer which selects among the three LUT outputs and DIN as the data source.

Each combinational output is driven from a 2:1 multiplexer which selects between two of the LUT outputs. The X output can be driven from the F-LUT or H-LUT, the Y output from G-LUT or H-LUT.

Control Signals

There are four signal control multiplexers on the input of the CLB. These multiplexers allow the internal CLB control signals (H1, DIN, SR, and EC in Figure 2 and Figure 4) to be driven from any of the four general control inputs (C1-C4 in Figure 4) into the CLB. Any of these inputs can drive any of the four internal control signals.



ds060_11_080400

Figure 11: 5V Spartan Family Global Net Distribution

The four Primary Global buffers offer the shortest delay and negligible skew. Four Secondary Global buffers have slightly longer delay and slightly more skew due to potentially heavier loading, but offer greater flexibility when used to drive non-clock CLB inputs. The eight Global Low-Skew buffers in the Spartan-XL devices combine short delay, negligible skew, and flexibility.

The Primary Global buffers must be driven by the semi-dedicated pads (PGCK1-4). The Secondary Global buffers can be sourced by either semi-dedicated pads (SGCK1-4) or internal nets. Each corner of the device has one Primary buffer and one Secondary buffer. The Spartan-XL family has eight global low-skew buffers, two in each corner. All can be sourced by either semi-dedicated pads (GCK1-8) or internal nets.

Using the library symbol called BUFG results in the software choosing the appropriate clock buffer, based on the timing requirements of the design. A global buffer should be specified for all timing-sensitive global signal distribution. To use a global buffer, place a BUFGP (primary buffer), BUFGS (secondary buffer), BUFGLS (Spartan-XL family global low-skew buffer), or BUFG (any buffer type) element in a schematic or in HDL code.

Advanced Features Description

Distributed RAM

Optional modes for each CLB allow the function generators (F-LUT and G-LUT) to be used as Random Access Memory (RAM).

Read and write operations are significantly faster for this on-chip RAM than for off-chip implementations. This speed advantage is due to the relatively short signal propagation delays within the FPGA.

Memory Configuration Overview

There are two available memory configuration modes: single-port RAM and dual-port RAM. For both these modes, write operations are synchronous (edge-triggered), while read operations are asynchronous. In the single-port mode, a single CLB can be configured as either a 16 x 1, (16 x 1) x 2, or 32 x 1 RAM array. In the dual-port mode, a single CLB can be configured only as one 16 x 1 RAM array. The different CLB memory configurations are summarized in Table 8. Any of these possibilities can be individually programmed into a Spartan/XL FPGA CLB.

Table 8: CLB Memory Configurations

| Mode | 16 x 1 | (16 x 1) x 2 | 32 x 1 |
|-------------|--------|--------------|--------|
| Single-Port | √ | √ | √ |
| Dual-Port | √ | — | — |

CLB signals from which they are originally derived are shown in Table 10.

Table 10: Dual-Port RAM Signals

| RAM Signal | Function | CLB Signal |
|------------|---|------------------|
| D | Data In | DIN |
| A[3:0] | Read Address for Single-Port. Write Address for Single-Port and Dual-Port. | F[4:1] |
| DPRA[3:0] | Read Address for Dual-Port | G[4:1] |
| WE | Write Enable | SR |
| WCLK | Clock | K |
| SPO | Single Port Out (addressed by A[3:0]) | F _{OUT} |
| DPO | Dual Port Out (addressed by DPRA[3:0]) | G _{OUT} |

The RAM16X1D primitive used to instantiate the dual-port RAM consists of an upper and a lower 16 x 1 memory array. The address port labeled A[3:0] supplies both the read and write addresses for the lower memory array, which behaves the same as the 16 x 1 single-port RAM array described previously. Single Port Out (SPO) serves as the data output for the lower memory. Therefore, SPO reflects the data at address A[3:0].

The other address port, labeled DPRA[3:0] for Dual Port Read Address, supplies the read address for the upper memory. The write address for this memory, however, comes from the address A[3:0]. Dual Port Out (DPO) serves as the data output for the upper memory. Therefore, DPO reflects the data at address DPRA[3:0].

By using A[3:0] for the write address and DPRA[3:0] for the read address, and reading only the DPO output, a FIFO that can read and write simultaneously is easily generated. The simultaneous read/write capability possible with the dual-port RAM can provide twice the effective data throughput of a single-port RAM alternating read and write operations.

The timing relationships for the dual-port RAM mode are shown in Figure 13.

Note that write operations to RAM are synchronous (edge-triggered); however, data access is asynchronous.

Initializing RAM at FPGA Configuration

Both RAM and ROM implementations in the Spartan/XL families are initialized during device configuration. The initial contents are defined via an INIT attribute or property

attached to the RAM or ROM symbol, as described in the library guide. If not defined, all RAM contents are initialized to zeros, by default.

RAM initialization occurs only during device configuration. The RAM content is not affected by GSR.

More Information on Using RAM Inside CLBs


Three application notes are available from Xilinx that discuss synchronous (edge-triggered) RAM: "Xilinx Edge-Triggered and Dual-Port RAM Capability," "Implementing FIFOs in Xilinx RAM," and "Synchronous and Asynchronous FIFO Designs." All three application notes apply to both the Spartan and the Spartan-XL families.

Fast Carry Logic

Each CLB F-LUT and G-LUT contains dedicated arithmetic logic for the fast generation of carry and borrow signals. This extra output is passed on to the function generator in the adjacent CLB. The carry chain is independent of normal routing resources. (See Figure 15.)


Dedicated fast carry logic greatly increases the efficiency and performance of adders, subtractors, accumulators, comparators and counters. It also opens the door to many new applications involving arithmetic operation, where the previous generations of FPGAs were not fast enough or too inefficient. High-speed address offset calculations in micro-processor or graphics systems, and high-speed addition in digital signal processing are two typical applications.

The two 4-input function generators can be configured as a 2-bit adder with built-in hidden carry that can be expanded to any length. This dedicated carry circuitry is so fast and efficient that conventional speed-up methods like carry generate/propagate are meaningless even at the 16-bit level, and of marginal benefit at the 32-bit level. This fast carry logic is one of the more significant features of the Spartan



DS060_15_081100

Figure 15: Available Spartan/XL Carry Propagation Paths



DS060_16_080400

Figure 16: Fast Carry Logic in Spartan/XL CLB

Table 12: Boundary Scan Instructions


| Instruction | | | Test Selected | TDO Source | I/O Data Source |
|-------------|----|----|--------------------------------|--------------------|-----------------|
| I2 | I1 | I0 | | | |
| 0 | 0 | 0 | EXTEST | DR | DR |
| 0 | 0 | 1 | SAMPLE/ PRELOAD | DR | Pin/Logic |
| 0 | 1 | 0 | USER 1 | BSCAN. TDO1 | User Logic |
| 0 | 1 | 1 | USER 2 | BSCAN. TDO2 | User Logic |
| 1 | 0 | 0 | READBACK | Readback Data | Pin/Logic |
| 1 | 0 | 1 | CONFIGURE | DOUT | Disabled |
| 1 | 1 | 0 | IDCODE (Spartan-XL only) | IDCODE Register | - |
| 1 | 1 | 1 | BYPASS | Bypass Register | - |

Bit Sequence

The bit sequence within each IOB is: In, Out, 3-state. The input-only pins contribute only the In bit to the boundary scan I/O data register, while the output-only pins contribute all three bits.

The first two bits in the I/O data register are TDO.T and TDO.O, which can be used for the capture of internal signals. The final bit is BSCANT.UPD, which can be used to drive an internal net. These locations are primarily used by Xilinx for internal testing.

From a cavity-up view of the chip (as shown in the FPGA Editor), starting in the upper right chip corner, the boundary scan data-register bits are ordered as shown in Figure 21. The device-specific pinout tables for the Spartan/XL devices include the boundary scan locations for each IOB pin.



DS060_21_080400


Figure 21: Boundary Scan Bit Sequence

BSDL (Boundary Scan Description Language) files for Spartan/XL devices are available on the Xilinx website in the File Download area. Note that the 5V Spartan devices and 3V Spartan-XL devices have different BSDL files.

Including Boundary Scan in a Design


If boundary scan is only to be used during configuration, no special elements need be included in the schematic or HDL code. In this case, the special boundary scan pins TDI, TMS, TCK and TDO can be used for user functions after configuration.

To indicate that boundary scan remain enabled after configuration, place the BSCAN library symbol and connect the TDI, TMS, TCK and TDO pad symbols to the appropriate pins, as shown in Figure 22.



DS060_22_080400

Figure 22: Boundary Scan Example



DS060_26_080400

| Symbol | | Description | Min | Max | Units |
|-----------|------|-------------|-----|------|-------|
| T_{DCC} | CCLK | DIN setup | 20 | - | ns |
| T_{CCD} | | DIN hold | 0 | - | ns |
| T_{CCO} | | DIN to DOUT | - | 30 | ns |
| T_{CCH} | | High time | 40 | - | ns |
| T_{CCL} | | Low time | 40 | - | ns |
| F_{CC} | | Frequency | - | 12.5 | MHz |

Notes:

1. Configuration must be delayed until the \overline{INIT} pins of all daisy-chained FPGAs are High.

Figure 26: Slave Serial Mode Programming Switching Characteristics

Express Mode (Spartan-XL Family Only)

Express mode is similar to Slave Serial mode, except that data is processed one byte per CCLK cycle instead of one bit per CCLK cycle. An external source is used to drive CCLK, while byte-wide data is loaded directly into the configuration data shift registers (Figure 27). A CCLK frequency of 1 MHz is equivalent to a 8 MHz serial rate, because eight bits of configuration data are loaded per CCLK cycle. Express mode does not support CRC error checking, but does support constant-field error checking. A length count is not used in Express mode.

Express mode must be specified as an option to the development system. The Express mode bitstream is not compatible with the other configuration modes (see Table 16, page 32.) Express mode is selected by a <0X> on the Mode pins (M1, M0).

The first byte of parallel configuration data must be available at the D inputs of the FPGA a short setup time before the second rising CCLK edge. Subsequent data bytes are clocked in on each consecutive rising CCLK edge (Figure 28).

Pseudo Daisy Chain

Multiple devices with different configurations can be configured in a pseudo daisy chain provided that all of the devices


are in Express mode. Concatenated bitstreams are used to configure the chain of Express mode devices so that each device receives a separate header. CCLK pins are tied together and D0-D7 pins are tied together for all devices along the chain. A status signal is passed from DOUT to CS1 of successive devices along the chain. Frame data is accepted only when CS1 is High and the device's configuration memory is not already full. The lead device in the chain has its CS1 input tied High (or floating, since there is an internal pull-up). The status pin DOUT is pulled Low after the header is received, and remains Low until the device's configuration memory is full. DOUT is then pulled High to signal the next device in the chain to accept the next header and configuration data on the D0-D7 bus.

The DONE pins of all devices in the chain should be tied together, with one or more active internal pull-ups. If a large number of devices are included in the chain, deactivate some of the internal pull-ups, since the Low-driving DONE pin of the last device in the chain must sink the current from all pull-ups in the chain. The DONE pull-up is activated by default. It can be deactivated using a development system option.

The requirement that all DONE pins in a daisy chain be wired together applies only to Express mode, and only if all devices in the chain are to become active simultaneously. All Spartan-XL devices in Express mode are synchronized

Readback Switching Characteristics Guidelines

The following guidelines reflect worst-case values over the recommended operating conditions.



DS060_32_080400

Figure 33: Spartan and Spartan-XL Readback Timing Diagram

Spartan and Spartan-XL Readback Switching Characteristics

| Symbol | | Description | Min | Max | Units |
|------------|-----------|--|-----|-----|-------|
| T_{RTRC} | rdbk.TRIG | rdbk.TRIG setup to initiate and abort Readback | 200 | - | ns |
| T_{RCRT} | | rdbk.TRIG hold to initiate and abort Readback | 50 | - | ns |
| T_{RCRD} | rdclk.I | rdbk.DATA delay | - | 250 | ns |
| T_{RCRR} | | rdbk.RIP delay | - | 250 | ns |
| T_{RCH} | | High time | 250 | 500 | ns |
| T_{RCL} | | Low time | 250 | 500 | ns |

Notes:

1. Timing parameters apply to all speed grades.
2. If rdbk.TRIG is High prior to Finished, Finished will trigger the first Readback.

Spartan Family Detailed Specifications

Definition of Terms

In the following tables, some specifications may be designated as Advance or Preliminary. These terms are defined as follows:

Advance: Initial estimates based on simulation and/or extrapolation from other speed grades, devices, or families. Values are subject to change. Use as estimates, not for production.

Preliminary: Based on preliminary characterization. Further changes are not expected.

Unmarked: Specifications not identified as either Advance or Preliminary are to be considered Final.

Notwithstanding the definition of the above terms, all specifications are subject to change without notice.

Except for pin-to-pin input and output parameters, the AC parameter delay specifications included in this document are derived from measuring internal test patterns. All specifications are representative of worst-case supply voltage and junction temperature conditions. The parameters included are common to popular designs and typical applications.

Spartan Family Absolute Maximum Ratings⁽¹⁾

| Symbol | Description | | Value | Units |
|-----------|--|------------------|------------------------|-------|
| V_{CC} | Supply voltage relative to GND | | -0.5 to +7.0 | V |
| V_{IN} | Input voltage relative to GND ^(2,3) | | -0.5 to $V_{CC} + 0.5$ | V |
| V_{TS} | Voltage applied to 3-state output ^(2,3) | | -0.5 to $V_{CC} + 0.5$ | V |
| T_{STG} | Storage temperature (ambient) | | -65 to +150 | °C |
| T_J | Junction temperature | Plastic packages | +125 | °C |

Notes:

- Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.
- Maximum DC overshoot (above V_{CC}) or undershoot (below GND) must be limited to either 0.5V or 10 mA, whichever is easier to achieve.
- Maximum AC (during transitions) conditions are as follows; the device pins may undershoot to -2.0V or overshoot to +7.0V, provided this overshoot or undershoot lasts no more than 11 ns with a forcing current no greater than 100 mA.
- For soldering guidelines, see the Package Information on the Xilinx website.

Spartan Family Recommended Operating Conditions

| Symbol | Description | | Min | Max | Units |
|----------|--|-------------|------|----------|----------|
| V_{CC} | Supply voltage relative to GND, $T_J = 0^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ | Commercial | 4.75 | 5.25 | V |
| | Supply voltage relative to GND, $T_J = -40^{\circ}\text{C}$ to $+100^{\circ}\text{C}$ ⁽¹⁾ | Industrial | 4.5 | 5.5 | V |
| V_{IH} | High-level input voltage ⁽²⁾ | TTL inputs | 2.0 | V_{CC} | V |
| | | CMOS inputs | 70% | 100% | V_{CC} |
| V_{IL} | Low-level input voltage ⁽²⁾ | TTL inputs | 0 | 0.8 | V |
| | | CMOS inputs | 0 | 20% | V_{CC} |
| T_{IN} | Input signal transition time | | - | 250 | ns |

Notes:

- At junction temperatures above those listed as Recommended Operating Conditions, all delay parameters increase by 0.35% per °C.
- Input and output measurement thresholds are: 1.5V for TTL and 2.5V for CMOS.

Spartan Family DC Characteristics Over Operating Conditions

| Symbol | Description | | Min | Max | Units |
|-----------|--|--------------|----------------|------|---------|
| V_{OH} | High-level output voltage @ $I_{OH} = -4.0$ mA, V_{CC} min | TTL outputs | 2.4 | - | V |
| | High-level output voltage @ $I_{OH} = -1.0$ mA, V_{CC} min | CMOS outputs | $V_{CC} - 0.5$ | - | V |
| V_{OL} | Low-level output voltage @ $I_{OL} = 12.0$ mA, V_{CC} min ⁽¹⁾ | TTL outputs | - | 0.4 | V |
| | | CMOS outputs | - | 0.4 | V |
| V_{DR} | Data retention supply voltage (below which configuration data may be lost) | | 3.0 | - | V |
| I_{CCO} | Quiescent FPGA supply current ⁽²⁾ | Commercial | - | 3.0 | mA |
| | | Industrial | - | 6.0 | mA |
| I_L | Input or output leakage current | | -10 | +10 | μ A |
| C_{IN} | Input capacitance (sample tested) | | - | 10 | pF |
| I_{RPU} | Pad pull-up (when selected) @ $V_{IN} = 0$ V (sample tested) | | 0.02 | 0.25 | mA |
| I_{RPD} | Pad pull-down (when selected) @ $V_{IN} = 5$ V (sample tested) | | 0.02 | - | mA |

Notes:

1. With 50% of the outputs simultaneously sinking 12 mA, up to a maximum of 64 pins.
2. With no output current loads, no active input pull-up resistors, all package pins at V_{CC} or GND, and the FPGA configured with a Tie option.

Spartan Family Global Buffer Switching Characteristic Guidelines

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

When fewer vertical clock lines are connected, the clock distribution is faster; when multiple clock lines per column are driven from the same global clock, the delay is longer. For

more specific, more precise, and worst-case guaranteed data, reflecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature).

| Symbol | Description | Device | Speed Grade | | Units |
|----------|---|--------|-------------|-----|-------|
| | | | -4 | -3 | |
| | | | Max | Max | |
| T_{PG} | From pad through Primary buffer, to any clock K | XCS05 | 2.0 | 4.0 | ns |
| | | XCS10 | 2.4 | 4.3 | ns |
| | | XCS20 | 2.8 | 5.4 | ns |
| | | XCS30 | 3.2 | 5.8 | ns |
| | | XCS40 | 3.5 | 6.4 | ns |
| T_{SG} | From pad through Secondary buffer, to any clock K | XCS05 | 2.5 | 4.4 | ns |
| | | XCS10 | 2.9 | 4.7 | ns |
| | | XCS20 | 3.3 | 5.8 | ns |
| | | XCS30 | 3.6 | 6.2 | ns |
| | | XCS40 | 3.9 | 6.7 | ns |

Spartan Family CLB RAM Synchronous (Edge-Triggered) Write Operation Guidelines

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE

in the Xilinx Development System) and back-annotated to the simulation netlist. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all Spartan devices and are expressed in nanoseconds unless otherwise noted.

| Symbol | Single Port RAM | Size ⁽¹⁾ | Speed Grade | | | | Units |
|-------------------|---|---------------------|-------------|-----|------|-----|-------|
| | | | -4 | | -3 | | |
| | | | Min | Max | Min | Max | |
| Write Operation | | | | | | | |
| T _{WCS} | Address write cycle time (clock K period) | 16x2 | 8.0 | - | 11.6 | - | ns |
| T _{WCTS} | | 32x1 | 8.0 | - | 11.6 | - | ns |
| T _{WPS} | Clock K pulse width (active edge) | 16x2 | 4.0 | - | 5.8 | - | ns |
| T _{WPTS} | | 32x1 | 4.0 | - | 5.8 | - | ns |
| T _{ASS} | Address setup time before clock K | 16x2 | 1.5 | - | 2.0 | - | ns |
| T _{ASTS} | | 32x1 | 1.5 | - | 2.0 | - | ns |
| T _{AHS} | Address hold time after clock K | 16x2 | 0.0 | - | 0.0 | - | ns |
| T _{AHTS} | | 32x1 | 0.0 | - | 0.0 | - | ns |
| T _{DSS} | DIN setup time before clock K | 16x2 | 1.5 | - | 2.7 | - | ns |
| T _{DSTS} | | 32x1 | 1.5 | - | 1.7 | - | ns |
| T _{DHS} | DIN hold time after clock K | 16x2 | 0.0 | - | 0.0 | - | ns |
| T _{DHTS} | | 32x1 | 0.0 | - | 0.0 | - | ns |
| T _{WSS} | WE setup time before clock K | 16x2 | 1.5 | - | 1.6 | - | ns |
| T _{WSTS} | | 32x1 | 1.5 | - | 1.6 | - | ns |
| T _{WHS} | WE hold time after clock K | 16x2 | 0.0 | - | 0.0 | - | ns |
| T _{WHTS} | | 32x1 | 0.0 | - | 0.0 | - | ns |
| T _{WOS} | Data valid after clock K | 16x2 | - | 6.5 | - | 7.9 | ns |
| T _{WOTS} | | 32x1 | - | 7.0 | - | 9.3 | ns |
| Read Operation | | | | | | | |
| T _{RC} | Address read cycle time | 16x2 | 2.6 | - | 2.6 | - | ns |
| T _{RCT} | | 32x1 | 3.8 | - | 3.8 | - | ns |
| T _{ILO} | Data valid after address change (no Write Enable) | 16x2 | - | 1.2 | - | 1.6 | ns |
| T _{IHO} | | 32x1 | - | 2.0 | - | 2.7 | ns |
| T _{ICK} | Address setup time before clock K | 16x2 | 1.8 | - | 2.4 | - | ns |
| T _{IHCK} | | 32x1 | 2.9 | - | 3.9 | - | ns |

Notes:

1. Timing for 16 x 1 RAM option is identical to 16 x 2 RAM timing.

Spartan-XL Family Global Buffer Switching Characteristic Guidelines

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

When fewer vertical clock lines are connected, the clock distribution is faster; when multiple clock lines per column are driven from the same global clock, the delay is longer. For

more specific, more precise, and worst-case guaranteed data, reflecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature).

| Symbol | Description | Device | Speed Grade | | Units |
|-----------|---|---------|-------------|-----|-------|
| | | | -5 | -4 | |
| | | | Max | Max | |
| T_{GLS} | From pad through buffer, to any clock K | XCS05XL | 1.4 | 1.5 | ns |
| | | XCS10XL | 1.7 | 1.8 | ns |
| | | XCS20XL | 2.0 | 2.1 | ns |
| | | XCS30XL | 2.3 | 2.5 | ns |
| | | XCS40XL | 2.6 | 2.8 | ns |

Pin Descriptions

There are three types of pins in the Spartan/XL devices:

- Permanently dedicated pins
- User I/O pins that can have special functions
- Unrestricted user-programmable I/O pins.

Before and during configuration, all outputs not used for the configuration process are 3-stated with the I/O pull-up resistor network activated. After configuration, if an IOB is unused it is configured as an input with the I/O pull-up resistor network remaining activated.

Any user I/O can be configured to drive the Global Set/Reset net GSR or the global three-state net GTS. See **Global Signals: GSR and GTS**, page 20 for more information.

Device pins for Spartan/XL devices are described in **Table 18**.

Some Spartan-XL devices are available in Pb-free package options. The Pb-free package options have the same pin-outs as the standard package options.

Table 18: Pin Descriptions

| Pin Name | I/O During Config. | I/O After Config. | Pin Description |
|---|--------------------|-------------------|--|
| Permanently Dedicated Pins | | | |
| V _{CC} | X | X | Eight or more (depending on package) connections to the nominal +5V supply voltage (+3.3V for Spartan-XL devices). All must be connected, and each must be decoupled with a 0.01 – 0.1 μ F capacitor to Ground. |
| GND | X | X | Eight or more (depending on package type) connections to Ground. All must be connected. |
| CCLK | I or O | I | During configuration, Configuration Clock (CCLK) is an output in Master mode and is an input in Slave mode. After configuration, CCLK has a weak pull-up resistor and can be selected as the Readback Clock. There is no CCLK High or Low time restriction on Spartan/XL devices, except during Readback. See Violating the Maximum High and Low Time Specification for the Readback Clock , page 39 for an explanation of this exception. |
| DONE | I/O | O | DONE is a bidirectional signal with an optional internal pull-up resistor. As an open-drain output, it indicates the completion of the configuration process. As an input, a Low level on DONE can be configured to delay the global logic initialization and the enabling of outputs. The optional pull-up resistor is selected as an option in the program that creates the configuration bitstream. The resistor is included by default. |
| $\overline{\text{PROGRAM}}$ | I | I | $\overline{\text{PROGRAM}}$ is an active Low input that forces the FPGA to clear its configuration memory. It is used to initiate a configuration cycle. When $\overline{\text{PROGRAM}}$ goes High, the FPGA finishes the current clear cycle and executes another complete clear cycle, before it goes into a WAIT state and releases $\overline{\text{INIT}}$. The $\overline{\text{PROGRAM}}$ pin has a permanent weak pull-up, so it need not be externally pulled up to VCC. |
| MODE (Spartan) M0, M1 (Spartan-XL) | I | X | The Mode input(s) are sampled after $\overline{\text{INIT}}$ goes High to determine the configuration mode to be used. During configuration, these pins have a weak pull-up resistor. For the most popular configuration mode, Slave Serial, the mode pins can be left unconnected. For Master Serial mode, connect the Mode/M0 pin directly to system ground. |

XCS05 and XCS05XL Device Pinouts

| XCS05/XL Pad Name | PC84 ⁽⁴⁾ | VQ100 | Bndry Scan |
|--|---------------------|-------|--------------------|
| I/O | P70 | P71 | 238 ⁽³⁾ |
| I/O (D0 ⁽²⁾ , DIN) | P71 | P72 | 241 ⁽³⁾ |
| I/O, SGCK4 ⁽¹⁾ , GCK6 ⁽²⁾ (DOUT) | P72 | P73 | 244 ⁽³⁾ |
| CCLK | P73 | P74 | - |
| VCC | P74 | P75 | - |
| O, TDO | P75 | P76 | 0 |
| GND | P76 | P77 | - |
| I/O | P77 | P78 | 2 |
| I/O, PGCK4 ⁽¹⁾ , GCK7 ⁽²⁾ | P78 | P79 | 5 |
| I/O (CS1 ⁽²⁾) | P79 | P80 | 8 |
| I/O | P80 | P81 | 11 |
| I/O | P81 | P82 | 14 |
| I/O | P82 | P83 | 17 |
| I/O | - | P84 | 20 |
| I/O | - | P85 | 23 |
| I/O | P83 | P86 | 26 |
| I/O | P84 | P87 | 29 |
| GND | P1 | P88 | - |

Notes:

1. 5V Spartan family only
2. 3V Spartan-XL family only
3. The "PWRDWN" on the XCS05XL is not part of the Boundary Scan chain. For the XCS05XL, subtract 1 from all Boundary Scan numbers from GCK3 on (127 and higher).
4. PC84 package discontinued by [PDN2004-01](#)

XCS10 and XCS10XL Device Pinouts

| XCS10/XL Pad Name | PC84 ⁽⁴⁾ | VQ100 | CS144 ^(2,4) | TQ144 | Bndry Scan |
|-------------------|---------------------|-------|------------------------|-------|------------|
| VCC | P2 | P89 | D7 | P128 | - |
| I/O | P3 | P90 | A6 | P129 | 44 |
| I/O | P4 | P91 | B6 | P130 | 47 |
| I/O | - | P92 | C6 | P131 | 50 |
| I/O | - | P93 | D6 | P132 | 53 |
| I/O | P5 | P94 | A5 | P133 | 56 |
| I/O | P6 | P95 | B5 | P134 | 59 |
| I/O | - | - | C5 | P135 | 62 |
| I/O | - | - | D5 | P136 | 65 |
| GND | - | - | A4 | P137 | - |
| I/O | P7 | P96 | B4 | P138 | 68 |
| I/O | P8 | P97 | C4 | P139 | 71 |
| I/O | - | - | A3 | P140 | 74 |
| I/O | - | - | B3 | P141 | 77 |
| I/O | P9 | P98 | C3 | P142 | 80 |

XCS10 and XCS10XL Device Pinouts

| XCS10/XL Pad Name | PC84 ⁽⁴⁾ | VQ100 | CS144 ^(2,4) | TQ144 | Bndry Scan |
|--|---------------------|-------|------------------------|-------|------------|
| I/O, SGCK1 ⁽¹⁾ GCK8 ⁽²⁾ | P10 | P99 | A2 | P143 | 83 |
| VCC | P11 | P100 | B2 | P144 | - |
| GND | P12 | P1 | A1 | P1 | - |
| I/O, PGCK1 ⁽¹⁾ GCK1 ⁽²⁾ | P13 | P2 | B1 | P2 | 86 |
| I/O | P14 | P3 | C2 | P3 | 89 |
| I/O | - | - | C1 | P4 | 92 |
| I/O | - | - | D4 | P5 | 95 |
| I/O, TDI | P15 | P4 | D3 | P6 | 98 |
| I/O, TCK | P16 | P5 | D2 | P7 | 101 |
| GND | - | - | D1 | P8 | - |
| I/O | - | - | E4 | P9 | 104 |
| I/O | - | - | E3 | P10 | 107 |
| I/O, TMS | P17 | P6 | E2 | P11 | 110 |
| I/O | P18 | P7 | E1 | P12 | 113 |
| I/O | - | - | F4 | P13 | 116 |
| I/O | - | P8 | F3 | P14 | 119 |
| I/O | P19 | P9 | F2 | P15 | 122 |
| I/O | P20 | P10 | F1 | P16 | 125 |
| GND | P21 | P11 | G2 | P17 | - |
| VCC | P22 | P12 | G1 | P18 | - |
| I/O | P23 | P13 | G3 | P19 | 128 |
| I/O | P24 | P14 | G4 | P20 | 131 |
| I/O | - | P15 | H1 | P21 | 134 |
| I/O | - | - | H2 | P22 | 137 |
| I/O | P25 | P16 | H3 | P23 | 140 |
| I/O | P26 | P17 | H4 | P24 | 143 |
| I/O | - | - | J1 | P25 | 146 |
| I/O | - | - | J2 | P26 | 149 |
| GND | - | - | J3 | P27 | - |
| I/O | P27 | P18 | J4 | P28 | 152 |
| I/O | - | P19 | K1 | P29 | 155 |
| I/O | - | - | K2 | P30 | 158 |
| I/O | - | - | K3 | P31 | 161 |
| I/O | P28 | P20 | L1 | P32 | 164 |
| I/O, SGCK2 ⁽¹⁾ GCK2 ⁽²⁾ | P29 | P21 | L2 | P33 | 167 |
| Not Connected ⁽¹⁾ M1 ⁽²⁾ | P30 | P22 | L3 | P34 | 170 |
| GND | P31 | P23 | M1 | P35 | - |
| MODE ⁽¹⁾ , M0 ⁽²⁾ | P32 | P24 | M2 | P36 | 173 |

XCS10 and XCS10XL Device Pinouts

| XCS10/XL Pad Name | PC84 ⁽⁴⁾ | VQ100 | CS144 ^(2,4) | TQ144 | Bndry Scan |
|---|---------------------|-------|------------------------|-------|--------------------|
| VCC | P33 | P25 | N1 | P37 | - |
| Not Connect-ed ⁽¹⁾ | P34 | P26 | N2 | P38 | 174 ⁽¹⁾ |
| PWRDWN ⁽²⁾ | | | | | |
| I/O, PGCK2 ⁽¹⁾ GCK3 ⁽²⁾ | P35 | P27 | M3 | P39 | 175 ⁽³⁾ |
| I/O (HDC) | P36 | P28 | N3 | P40 | 178 ⁽³⁾ |
| I/O | - | - | K4 | P41 | 181 ⁽³⁾ |
| I/O | - | - | L4 | P42 | 184 ⁽³⁾ |
| I/O | - | P29 | M4 | P43 | 187 ⁽³⁾ |
| I/O (LDC) | P37 | P30 | N4 | P44 | 190 ⁽³⁾ |
| GND | - | - | K5 | P45 | - |
| I/O | - | - | L5 | P46 | 193 ⁽³⁾ |
| I/O | - | - | M5 | P47 | 196 ⁽³⁾ |
| I/O | P38 | P31 | N5 | P48 | 199 ⁽³⁾ |
| I/O | P39 | P32 | K6 | P49 | 202 ⁽³⁾ |
| I/O | - | P33 | L6 | P50 | 205 ⁽³⁾ |
| I/O | - | P34 | M6 | P51 | 208 ⁽³⁾ |
| I/O | P40 | P35 | N6 | P52 | 211 ⁽³⁾ |
| I/O (INIT) | P41 | P36 | M7 | P53 | 214 ⁽³⁾ |
| VCC | P42 | P37 | N7 | P54 | - |
| GND | P43 | P38 | L7 | P55 | - |
| I/O | P44 | P39 | K7 | P56 | 217 ⁽³⁾ |
| I/O | P45 | P40 | N8 | P57 | 220 ⁽³⁾ |
| I/O | - | P41 | M8 | P58 | 223 ⁽³⁾ |
| I/O | - | P42 | L8 | P59 | 226 ⁽³⁾ |
| I/O | P46 | P43 | K8 | P60 | 229 ⁽³⁾ |
| I/O | P47 | P44 | N9 | P61 | 232 ⁽³⁾ |
| I/O | - | - | M9 | P62 | 235 ⁽³⁾ |
| I/O | - | - | L9 | P63 | 238 ⁽³⁾ |
| GND | - | - | K9 | P64 | - |
| I/O | P48 | P45 | N10 | P65 | 241 ⁽³⁾ |
| I/O | P49 | P46 | M10 | P66 | 244 ⁽³⁾ |
| I/O | - | - | L10 | P67 | 247 ⁽³⁾ |
| I/O | - | - | N11 | P68 | 250 ⁽³⁾ |
| I/O | P50 | P47 | M11 | P69 | 253 ⁽³⁾ |
| I/O, SGCK3 ⁽¹⁾ GCK4 ⁽²⁾ | P51 | P48 | L11 | P70 | 256 ⁽³⁾ |
| GND | P52 | P49 | N12 | P71 | - |
| DONE | P53 | P50 | M12 | P72 | - |
| VCC | P54 | P51 | N13 | P73 | - |
| PROGRAM | P55 | P52 | M13 | P74 | - |
| I/O (D7 ⁽²⁾) | P56 | P53 | L12 | P75 | 259 ⁽³⁾ |

XCS10 and XCS10XL Device Pinouts

| XCS10/XL Pad Name | PC84 ⁽⁴⁾ | VQ100 | CS144 ^(2,4) | TQ144 | Bndry Scan |
|--|---------------------|-------|------------------------|-------|--------------------|
| I/O, PGCK3 ⁽¹⁾ GCK5 ⁽²⁾ | P57 | P54 | L13 | P76 | 262 ⁽³⁾ |
| I/O | - | - | K10 | P77 | 265 ⁽³⁾ |
| I/O | - | - | K11 | P78 | 268 ⁽³⁾ |
| I/O (D6 ⁽²⁾) | P58 | P55 | K12 | P79 | 271 ⁽³⁾ |
| I/O | - | P56 | K13 | P80 | 274 ⁽³⁾ |
| GND | - | - | J10 | P81 | - |
| I/O | - | - | J11 | P82 | 277 ⁽³⁾ |
| I/O | - | - | J12 | P83 | 280 ⁽³⁾ |
| I/O (D5 ⁽²⁾) | P59 | P57 | J13 | P84 | 283 ⁽³⁾ |
| I/O | P60 | P58 | H10 | P85 | 286 ⁽³⁾ |
| I/O | - | P59 | H11 | P86 | 289 ⁽³⁾ |
| I/O | - | P60 | H12 | P87 | 292 ⁽³⁾ |
| I/O (D4 ⁽²⁾) | P61 | P61 | H13 | P88 | 295 ⁽³⁾ |
| I/O | P62 | P62 | G12 | P89 | 298 ⁽³⁾ |
| VCC | P63 | P63 | G13 | P90 | - |
| GND | P64 | P64 | G11 | P91 | - |
| I/O (D3 ⁽²⁾) | P65 | P65 | G10 | P92 | 301 ⁽³⁾ |
| I/O | P66 | P66 | F13 | P93 | 304 ⁽³⁾ |
| I/O | - | P67 | F12 | P94 | 307 ⁽³⁾ |
| I/O | - | - | F11 | P95 | 310 ⁽³⁾ |
| I/O (D2 ⁽²⁾) | P67 | P68 | F10 | P96 | 313 ⁽³⁾ |
| I/O | P68 | P69 | E13 | P97 | 316 ⁽³⁾ |
| I/O | - | - | E12 | P98 | 319 ⁽³⁾ |
| I/O | - | - | E11 | P99 | 322 ⁽³⁾ |
| GND | - | - | E10 | P100 | - |
| I/O (D1 ⁽²⁾) | P69 | P70 | D13 | P101 | 325 ⁽³⁾ |
| I/O | P70 | P71 | D12 | P102 | 328 ⁽³⁾ |
| I/O | - | - | D11 | P103 | 331 ⁽³⁾ |
| I/O | - | - | C13 | P104 | 334 ⁽³⁾ |
| I/O (D0 ⁽²⁾ , DIN) | P71 | P72 | C12 | P105 | 337 ⁽³⁾ |
| I/O, SGCK4 ⁽¹⁾ GCK6 ⁽²⁾ (DOUT) | P72 | P73 | C11 | P106 | 340 ⁽³⁾ |
| CCLK | P73 | P74 | B13 | P107 | - |
| VCC | P74 | P75 | B12 | P108 | - |
| O, TDO | P75 | P76 | A13 | P109 | 0 |
| GND | P76 | P77 | A12 | P110 | - |
| I/O | P77 | P78 | B11 | P111 | 2 |
| I/O, PGCK4 ⁽¹⁾ GCK7 ⁽²⁾ | P78 | P79 | A11 | P112 | 5 |
| I/O | - | - | D10 | P113 | 8 |
| I/O | - | - | C10 | P114 | 11 |
| I/O (CS1 ⁽²⁾) | P79 | P80 | B10 | P115 | 14 |

XCS20 and XCS20XL Device Pinouts

| XCS20/XL Pad Name | VQ100 | CS144 ^(2,4) | TQ144 | PQ208 | Bndry Scan |
|--|-------|------------------------|-------|-------|--------------------|
| I/O | - | F4 | P13 | P21 | 170 |
| I/O | P8 | F3 | P14 | P22 | 173 |
| I/O | P9 | F2 | P15 | P23 | 176 |
| I/O | P10 | F1 | P16 | P24 | 179 |
| GND | P11 | G2 | P17 | P25 | - |
| VCC | P12 | G1 | P18 | P26 | - |
| I/O | P13 | G3 | P19 | P27 | 182 |
| I/O | P14 | G4 | P20 | P28 | 185 |
| I/O | P15 | H1 | P21 | P29 | 188 |
| I/O | - | H2 | P22 | P30 | 191 |
| I/O | - | - | - | P31 | 194 |
| I/O | - | - | - | P32 | 197 |
| VCC ⁽²⁾ | - | - | - | P33 | - |
| I/O | P16 | H3 | P23 | P34 | 200 |
| I/O | P17 | H4 | P24 | P35 | 203 |
| I/O | - | J1 | P25 | P36 | 206 |
| I/O | - | J2 | P26 | P37 | 209 |
| GND | - | J3 | P27 | P38 | - |
| I/O | - | - | - | P40 | 212 |
| I/O | - | - | - | P41 | 215 |
| I/O | - | - | - | P42 | 218 |
| I/O | - | - | - | P43 | 221 |
| I/O | P18 | J4 | P28 | P44 | 224 |
| I/O | P19 | K1 | P29 | P45 | 227 |
| I/O | - | K2 | P30 | P46 | 230 |
| I/O | - | K3 | P31 | P47 | 233 |
| I/O | P20 | L1 | P32 | P48 | 236 |
| I/O, SGCK2 ⁽¹⁾ , GCK2 ⁽²⁾ | P21 | L2 | P33 | P49 | 239 |
| Not Connected ⁽¹⁾ M1 ⁽²⁾ | P22 | L3 | P34 | P50 | 242 |
| GND | P23 | M1 | P35 | P51 | - |
| MODE ⁽¹⁾ , M0 ⁽²⁾ | P24 | M2 | P36 | P52 | 245 |
| VCC | P25 | N1 | P37 | P53 | - |
| Not Connected ⁽¹⁾ PWRDWN ⁽²⁾ | P26 | N2 | P38 | P54 | 246 ⁽¹⁾ |
| I/O, PGCK2 ⁽¹⁾ , GCK3 ⁽²⁾ | P27 | M3 | P39 | P55 | 247 ⁽³⁾ |
| I/O (HDC) | P28 | N3 | P40 | P56 | 250 ⁽³⁾ |
| I/O | - | K4 | P41 | P57 | 253 ⁽³⁾ |
| I/O | - | L4 | P42 | P58 | 256 ⁽³⁾ |
| I/O | P29 | M4 | P43 | P59 | 259 ⁽³⁾ |

XCS20 and XCS20XL Device Pinouts

| XCS20/XL Pad Name | VQ100 | CS144 ^(2,4) | TQ144 | PQ208 | Bndry Scan |
|---|-------|------------------------|-------|-------|--------------------|
| I/O (LDC) | P30 | N4 | P44 | P60 | 262 ⁽³⁾ |
| I/O | - | - | - | P61 | 265 ⁽³⁾ |
| I/O | - | - | - | P62 | 268 ⁽³⁾ |
| I/O | - | - | - | P63 | 271 ⁽³⁾ |
| I/O | - | - | - | P64 | 274 ⁽³⁾ |
| GND | - | K5 | P45 | P66 | - |
| I/O | - | L5 | P46 | P67 | 277 ⁽³⁾ |
| I/O | - | M5 | P47 | P68 | 280 ⁽³⁾ |
| I/O | P31 | N5 | P48 | P69 | 283 ⁽³⁾ |
| I/O | P32 | K6 | P49 | P70 | 286 ⁽³⁾ |
| VCC ⁽²⁾ | - | - | - | P71 | - |
| I/O | - | - | - | P72 | 289 ⁽³⁾ |
| I/O | - | - | - | P73 | 292 ⁽³⁾ |
| I/O | P33 | L6 | P50 | P74 | 295 ⁽³⁾ |
| I/O | P34 | M6 | P51 | P75 | 298 ⁽³⁾ |
| I/O | P35 | N6 | P52 | P76 | 301 ⁽³⁾ |
| I/O (INIT) | P36 | M7 | P53 | P77 | 304 ⁽³⁾ |
| VCC | P37 | N7 | P54 | P78 | - |
| GND | P38 | L7 | P55 | P79 | - |
| I/O | P39 | K7 | P56 | P80 | 307 ⁽³⁾ |
| I/O | P40 | N8 | P57 | P81 | 310 ⁽³⁾ |
| I/O | P41 | M8 | P58 | P82 | 313 ⁽³⁾ |
| I/O | P42 | L8 | P59 | P83 | 316 ⁽³⁾ |
| I/O | - | - | - | P84 | 319 ⁽³⁾ |
| I/O | - | - | - | P85 | 322 ⁽³⁾ |
| VCC ⁽²⁾ | - | - | - | P86 | - |
| I/O | P43 | K8 | P60 | P87 | 325 ⁽³⁾ |
| I/O | P44 | N9 | P61 | P88 | 328 ⁽³⁾ |
| I/O | - | M9 | P62 | P89 | 331 ⁽³⁾ |
| I/O | - | L9 | P63 | P90 | 334 ⁽³⁾ |
| GND | - | K9 | P64 | P91 | - |
| I/O | - | - | - | P93 | 337 ⁽³⁾ |
| I/O | - | - | - | P94 | 340 ⁽³⁾ |
| I/O | - | - | - | P95 | 343 ⁽³⁾ |
| I/O | - | - | - | P96 | 346 ⁽³⁾ |
| I/O | P45 | N10 | P65 | P97 | 349 ⁽³⁾ |
| I/O | P46 | M10 | P66 | P98 | 352 ⁽³⁾ |
| I/O | - | L10 | P67 | P99 | 355 ⁽³⁾ |
| I/O | - | N11 | P68 | P100 | 358 ⁽³⁾ |
| I/O | P47 | M11 | P69 | P101 | 361 ⁽³⁾ |
| I/O, SGCK3 ⁽¹⁾ , GCK4 ⁽²⁾ | P48 | L11 | P70 | P102 | 364 ⁽³⁾ |
| GND | P49 | N12 | P71 | P103 | - |
| DONE | P50 | M12 | P72 | P104 | - |
| VCC | P51 | N13 | P73 | P105 | - |

XCS30 and XCS30XL Device Pinouts (Continued)

| XCS30/XL Pad Name | VQ100 ⁽⁵⁾ | TQ144 | PQ208 | PQ240 | BG256 ⁽⁵⁾ | CS280 ^(2,5) | Bndry Scan |
|---|----------------------|-------|-------|-------|----------------------|------------------------|--------------------|
| I/O | - | - | P85 | P97 | U12 | T11 | 382 ⁽³⁾ |
| I/O | - | - | - | P99 | V13 | U12 | 385 ⁽³⁾ |
| I/O | - | - | - | P100 | Y14 | T12 | 388 ⁽³⁾ |
| VCC | - | - | P86 | P101 | VCC ⁽⁴⁾ | W13 | - |
| I/O | P43 | P60 | P87 | P102 | Y15 | V13 | 391 ⁽³⁾ |
| I/O | P44 | P61 | P88 | P103 | V14 | U13 | 394 ⁽³⁾ |
| I/O | - | P62 | P89 | P104 | W15 | T13 | 397 ⁽³⁾ |
| I/O | - | P63 | P90 | P105 | Y16 | W14 | 400 ⁽³⁾ |
| GND | - | P64 | P91 | P106 | GND ⁽⁴⁾ | GND ⁽⁴⁾ | - |
| I/O | - | - | - | P107 | V15 | V14 | 403 ⁽³⁾ |
| I/O | - | - | P92 | P108 | W16 | U14 | 406 ⁽³⁾ |
| I/O | - | - | P93 | P109 | Y17 | T14 | 409 ⁽³⁾ |
| I/O | - | - | P94 | P110 | V16 | R14 | 412 ⁽³⁾ |
| I/O | - | - | P95 | P111 | W17 | W15 | 415 ⁽³⁾ |
| I/O | - | - | P96 | P112 | Y18 | U15 | 418 ⁽³⁾ |
| I/O | P45 | P65 | P97 | P113 | U16 | V16 | 421 ⁽³⁾ |
| I/O | P46 | P66 | P98 | P114 | V17 | U16 | 424 ⁽³⁾ |
| I/O | - | P67 | P99 | P115 | W18 | W17 | 427 ⁽³⁾ |
| I/O | - | P68 | P100 | P116 | Y19 | W18 | 430 ⁽³⁾ |
| I/O | P47 | P69 | P101 | P117 | V18 | V17 | 433 ⁽³⁾ |
| I/O, SGCK3 ⁽¹⁾ , GCK4 ⁽²⁾ | P48 | P70 | P102 | P118 | W19 | V18 | 436 ⁽³⁾ |
| GND | P49 | P71 | P103 | P119 | GND ⁽⁴⁾ | GND ⁽⁴⁾ | - |
| DONE | P50 | P72 | P104 | P120 | Y20 | W19 | - |
| VCC | P51 | P73 | P105 | P121 | VCC ⁽⁴⁾ | U17 | - |
| PROGRAM | P52 | P74 | P106 | P122 | V19 | U18 | - |
| I/O (D7 ⁽²⁾) | P53 | P75 | P107 | P123 | U19 | V19 | 439 ⁽³⁾ |
| I/O, PGCK3 ⁽¹⁾ , GCK5 ⁽²⁾ | P54 | P76 | P108 | P124 | U18 | U19 | 442 ⁽³⁾ |
| I/O | - | P77 | P109 | P125 | T17 | T16 | 445 ⁽³⁾ |
| I/O | - | P78 | P110 | P126 | V20 | T17 | 448 ⁽³⁾ |
| I/O | - | - | - | P127 | U20 | T18 | 451 ⁽³⁾ |
| I/O | - | - | P111 | P128 | T18 | T19 | 454 ⁽³⁾ |
| I/O (D6 ⁽²⁾) | P55 | P79 | P112 | P129 | T19 | R16 | 457 ⁽³⁾ |
| I/O | P56 | P80 | P113 | P130 | T20 | R19 | 460 ⁽³⁾ |
| I/O | - | - | P114 | P131 | R18 | P15 | 463 ⁽³⁾ |
| I/O | - | - | P115 | P132 | R19 | P17 | 466 ⁽³⁾ |
| I/O | - | - | P116 | P133 | R20 | P18 | 469 ⁽³⁾ |
| I/O | - | - | P117 | P134 | P18 | P16 | 472 ⁽³⁾ |
| GND | - | P81 | P118 | P135 | GND ⁽⁴⁾ | GND ⁽⁴⁾ | - |
| I/O | - | - | - | P136 | P20 | P19 | 475 ⁽³⁾ |
| I/O | - | - | - | P137 | N18 | N17 | 478 ⁽³⁾ |
| I/O | - | P82 | P119 | P138 | N19 | N18 | 481 ⁽³⁾ |
| I/O | - | P83 | P120 | P139 | N20 | N19 | 484 ⁽³⁾ |
| VCC | - | - | P121 | P140 | VCC ⁽⁴⁾ | N16 | - |
| I/O (D5 ⁽²⁾) | P57 | P84 | P122 | P141 | M17 | M19 | 487 ⁽³⁾ |
| I/O | P58 | P85 | P123 | P142 | M18 | M17 | 490 ⁽³⁾ |

XCS30 and XCS30XL Device Pinouts (Continued)

| XCS30/XL Pad Name | VQ100 ⁽⁵⁾ | TQ144 | PQ208 | PQ240 | BG256 ⁽⁵⁾ | CS280 ^(2,5) | Bndry Scan |
|--|----------------------|-------|-------|-------|----------------------|------------------------|--------------------|
| I/O | - | - | P124 | P144 | M20 | L19 | 493 ⁽³⁾ |
| I/O | - | - | P125 | P145 | L19 | L18 | 496 ⁽³⁾ |
| I/O | P59 | P86 | P126 | P146 | L18 | L17 | 499 ⁽³⁾ |
| I/O | P60 | P87 | P127 | P147 | L20 | L16 | 502 ⁽³⁾ |
| I/O (D4 ⁽²⁾) | P61 | P88 | P128 | P148 | K20 | K19 | 505 ⁽³⁾ |
| I/O | P62 | P89 | P129 | P149 | K19 | K18 | 508 ⁽³⁾ |
| VCC | P63 | P90 | P130 | P150 | VCC ⁽⁴⁾ | K17 | - |
| GND | P64 | P91 | P131 | P151 | GND ⁽⁴⁾ | GND ⁽⁴⁾ | - |
| I/O (D3 ⁽²⁾) | P65 | P92 | P132 | P152 | K18 | K16 | 511 ⁽³⁾ |
| I/O | P66 | P93 | P133 | P153 | K17 | K15 | 514 ⁽³⁾ |
| I/O | P67 | P94 | P134 | P154 | J20 | J19 | 517 ⁽³⁾ |
| I/O | - | P95 | P135 | P155 | J19 | J18 | 520 ⁽³⁾ |
| I/O | - | - | P136 | P156 | J18 | J17 | 523 ⁽³⁾ |
| I/O | - | - | P137 | P157 | J17 | J16 | 526 ⁽³⁾ |
| I/O (D2 ⁽²⁾) | P68 | P96 | P138 | P159 | H19 | H17 | 529 ⁽³⁾ |
| I/O | P69 | P97 | P139 | P160 | H18 | H16 | 532 ⁽³⁾ |
| VCC | - | - | P140 | P161 | VCC ⁽⁴⁾ | G19 | - |
| I/O | - | P98 | P141 | P162 | G19 | G18 | 535 ⁽³⁾ |
| I/O | - | P99 | P142 | P163 | F20 | G17 | 538 ⁽³⁾ |
| I/O | - | - | - | P164 | G18 | G16 | 541 ⁽³⁾ |
| I/O | - | - | - | P165 | F19 | F19 | 544 ⁽³⁾ |
| GND | - | P100 | P143 | P166 | GND ⁽⁴⁾ | GND ⁽⁴⁾ | - |
| I/O | - | - | - | P167 | F18 | F18 | 547 ⁽³⁾ |
| I/O | - | - | P144 | P168 | E19 | F17 | 550 ⁽³⁾ |
| I/O | - | - | P145 | P169 | D20 | F16 | 553 ⁽³⁾ |
| I/O | - | - | P146 | P170 | E18 | F15 | 556 ⁽³⁾ |
| I/O | - | - | P147 | P171 | D19 | E19 | 559 ⁽³⁾ |
| I/O | - | - | P148 | P172 | C20 | E17 | 562 ⁽³⁾ |
| I/O (D1 ⁽²⁾) | P70 | P101 | P149 | P173 | E17 | E16 | 565 ⁽³⁾ |
| I/O | P71 | P102 | P150 | P174 | D18 | D19 | 568 ⁽³⁾ |
| I/O | - | P103 | P151 | P175 | C19 | C19 | 571 ⁽³⁾ |
| I/O | - | P104 | P152 | P176 | B20 | B19 | 574 ⁽³⁾ |
| I/O (D0 ⁽²⁾ , DIN) | P72 | P105 | P153 | P177 | C18 | C18 | 577 ⁽³⁾ |
| I/O, SGCK4 ⁽¹⁾ , GCK6 ⁽²⁾ (DOUT) | P73 | P106 | P154 | P178 | B19 | B18 | 580 ⁽³⁾ |
| CCLK | P74 | P107 | P155 | P179 | A20 | A19 | - |
| VCC | P75 | P108 | P156 | P180 | VCC ⁽⁴⁾ | C17 | - |
| O, TDO | P76 | P109 | P157 | P181 | A19 | B17 | 0 |
| GND | P77 | P110 | P158 | P182 | GND ⁽⁴⁾ | GND ⁽⁴⁾ | - |
| I/O | P78 | P111 | P159 | P183 | B18 | A18 | 2 |
| I/O, PGCK4 ⁽¹⁾ , GCK7 ⁽²⁾ | P79 | P112 | P160 | P184 | B17 | A17 | 5 |
| I/O | - | P113 | P161 | P185 | C17 | D16 | 8 |
| I/O | - | P114 | P162 | P186 | D16 | C16 | 11 |
| I/O (CS1) ⁽²⁾ | P80 | P115 | P163 | P187 | A18 | B16 | 14 |
| I/O | P81 | P116 | P164 | P188 | A17 | A16 | 17 |
| I/O | - | - | P165 | P189 | C16 | D15 | 20 |

XCS30 and XCS30XL Device Pinouts (Continued)

| XCS30/XL Pad Name | VQ100 ⁽⁵⁾ | TQ144 | PQ208 | PQ240 | BG256 ⁽⁵⁾ | CS280 ^(2,5) | Bndry Scan |
|-------------------|----------------------|-------|-------|-------|----------------------|------------------------|------------|
| I/O | - | - | - | P190 | B16 | A15 | 23 |
| I/O | - | P117 | P166 | P191 | A16 | E14 | 26 |
| I/O | - | - | P167 | P192 | C15 | C14 | 29 |
| I/O | - | - | P168 | P193 | B15 | B14 | 32 |
| I/O | - | - | P169 | P194 | A15 | D14 | 35 |
| GND | - | P118 | P170 | P196 | GND ⁽⁴⁾ | GND ⁽⁴⁾ | - |
| I/O | - | P119 | P171 | P197 | B14 | A14 | 38 |
| I/O | - | P120 | P172 | P198 | A14 | C13 | 41 |
| I/O | - | - | - | P199 | C13 | B13 | 44 |
| I/O | - | - | - | P200 | B13 | A13 | 47 |
| VCC | - | - | P173 | P201 | VCC ⁽⁴⁾ | D13 | - |
| I/O | P82 | P121 | P174 | P202 | C12 | B12 | 50 |
| I/O | P83 | P122 | P175 | P203 | B12 | D12 | 53 |
| I/O | - | - | P176 | P205 | A12 | A11 | 56 |
| I/O | - | - | P177 | P206 | B11 | B11 | 59 |
| I/O | P84 | P123 | P178 | P207 | C11 | C11 | 62 |
| I/O | P85 | P124 | P179 | P208 | A11 | D11 | 65 |
| I/O | P86 | P125 | P180 | P209 | A10 | A10 | 68 |
| I/O | P87 | P126 | P181 | P210 | B10 | B10 | 71 |
| GND | P88 | P127 | P182 | P211 | GND ⁽⁴⁾ | GND ⁽⁴⁾ | - |

2/8/00

Notes:

1. 5V Spartan family only
2. 3V Spartan-XL family only
3. The "PWRDWN" on the XCS30XL is not part of the Boundary Scan chain. For the XCS30XL, subtract 1 from all Boundary Scan numbers from GCK3 on (295 and higher).
4. Pads labeled GND⁽⁴⁾ or VCC⁽⁴⁾ are internally bonded to Ground or VCC planes within the package.
5. CS280 package, and VQ100 and BG256 packages for XCS30 only, discontinued by [PDN2004-01](#)

Additional XCS30/XL Package Pins

PQ240

| GND Pins | | | | | |
|--------------------|------|-----|-----|------|------|
| P22 | P37 | P83 | P98 | P143 | P158 |
| P204 | P219 | - | - | - | - |
| Not Connected Pins | | | | | |
| P195 | - | - | - | - | - |

2/12/98

BG256

| VCC Pins | | | | | |
|----------|-----|-----|-----|-----|-----|
| C14 | D6 | D7 | D11 | D14 | D15 |
| E20 | F1 | F4 | F17 | G4 | G17 |
| K4 | L17 | P4 | P17 | P19 | R2 |
| R4 | R17 | U6 | U7 | U10 | U14 |
| U15 | V7 | W20 | - | - | - |

GND Pins

| A1 | B7 | D4 | D8 | D13 | D17 |
|--------------------|-----|-----|-----|-----|-----|
| G20 | H4 | H17 | N3 | N4 | N17 |
| U4 | U8 | U13 | U17 | W14 | - |
| Not Connected Pins | | | | | |
| A7 | A13 | C8 | D12 | H20 | J3 |
| J4 | M4 | M19 | V9 | W9 | W13 |
| Y13 | - | - | - | - | - |

6/4/97

CS280

| VCC Pins | | | | | |
|----------|-----|-----|-----|-----|-----|
| A1 | A7 | C10 | C17 | D13 | G1 |
| G1 | G19 | K2 | K17 | M4 | N16 |
| T7 | U3 | U10 | U17 | W13 | - |
| GND Pins | | | | | |

CS280

| VCC Pins | | | | | |
|-------------------------------------|-----|-----|-----|-----|-----|
| E5 | E7 | E8 | E9 | E11 | E12 |
| E13 | G5 | G15 | H5 | H15 | J5 |
| J15 | L5 | L15 | M5 | M15 | N5 |
| N15 | R7 | R8 | R9 | R11 | R12 |
| R13 | - | - | - | - | - |
| Not Connected Pins | | | | | |
| A4 | A12 | C8 | C12 | C15 | D1 |
| D2 | D5 | D8 | D17 | D18 | E15 |
| H2 | H3 | H18 | H19 | L4 | M1 |
| M16 | M18 | R2 | R4 | R5 | R15 |
| R17 | T8 | T15 | U5 | V8 | V12 |
| W12 | W16 | - | - | - | - |
| Not Connected Pins (VCC in XCS40XL) | | | | | |
| B5 | B15 | E3 | E18 | R3 | R18 |
| V5 | V15 | - | - | - | - |

5/21/02

XCS40 and XCS40XL Device Pinouts

| XCS40/XL Pad Name | PQ208 | PQ240 | BG256 | CS280 ^(2,5) | Bndry Scan |
|-------------------|-------|-------|--------------------|------------------------|------------|
| VCC | P183 | P212 | VCC ⁽⁴⁾ | VCC ⁽⁴⁾ | - |
| I/O | P184 | P213 | C10 | D10 | 86 |
| I/O | P185 | P214 | D10 | E10 | 89 |
| I/O | P186 | P215 | A9 | A9 | 92 |
| I/O | P187 | P216 | B9 | B9 | 95 |
| I/O | P188 | P217 | C9 | C9 | 98 |
| I/O | P189 | P218 | D9 | D9 | 101 |
| I/O | P190 | P220 | A8 | A8 | 104 |
| I/O | P191 | P221 | B8 | B8 | 107 |
| I/O | - | - | C8 | C8 | 110 |
| I/O | - | - | A7 | D8 | 113 |
| VCC | P192 | P222 | VCC ⁽⁴⁾ | VCC ⁽⁴⁾ | - |
| I/O | - | P223 | A6 | B7 | 116 |
| I/O | - | P224 | C7 | C7 | 119 |
| I/O | P193 | P225 | B6 | D7 | 122 |
| I/O | P194 | P226 | A5 | A6 | 125 |
| GND | P195 | P227 | GND ⁽⁴⁾ | GND ⁽⁴⁾ | - |
| I/O | P196 | P228 | C6 | B6 | 128 |
| I/O | P197 | P229 | B5 | C6 | 131 |
| I/O | P198 | P230 | A4 | D6 | 134 |
| I/O | P199 | P231 | C5 | E6 | 137 |

XCS40 and XCS40XL Device Pinouts

| XCS40/XL Pad Name | PQ208 | PQ240 | BG256 | CS280 ^(2,5) | Bndry Scan |
|---|-------|-------|--------------------|------------------------|------------|
| I/O | P200 | P232 | B4 | A5 | 140 |
| I/O | P201 | P233 | A3 | C5 | 143 |
| I/O | - | - | - | D5 | 146 |
| I/O | - | - | - | A4 | 149 |
| I/O | P202 | P234 | D5 | B4 | 152 |
| I/O | P203 | P235 | C4 | C4 | 155 |
| I/O | P204 | P236 | B3 | A3 | 158 |
| I/O | P205 | P237 | B2 | A2 | 161 |
| I/O | P206 | P238 | A2 | B3 | 164 |
| I/O, SGCK1 ⁽¹⁾ , GCK8 ⁽²⁾ | P207 | P239 | C3 | B2 | 167 |
| VCC | P208 | P240 | VCC ⁽⁴⁾ | VCC ⁽⁴⁾ | - |
| GND | P1 | P1 | GND ⁽⁴⁾ | GND ⁽⁴⁾ | - |
| I/O, PGCK1 ⁽¹⁾ , GCK1 ⁽²⁾ | P2 | P2 | B1 | C3 | 170 |
| I/O | P3 | P3 | C2 | C2 | 173 |
| I/O | P4 | P4 | D2 | B1 | 176 |
| I/O | P5 | P5 | D3 | C1 | 179 |
| I/O, TDI | P6 | P6 | E4 | D4 | 182 |
| I/O, TCK | P7 | P7 | C1 | D3 | 185 |
| I/O | - | - | - | D2 | 188 |
| I/O | - | - | - | D1 | 191 |
| I/O | P8 | P8 | D1 | E2 | 194 |
| I/O | P9 | P9 | E3 | E4 | 197 |
| I/O | P10 | P10 | E2 | E1 | 200 |
| I/O | P11 | P11 | E1 | F5 | 203 |
| I/O | P12 | P12 | F3 | F3 | 206 |
| I/O | - | P13 | F2 | F2 | 209 |
| GND | P13 | P14 | GND ⁽⁴⁾ | GND ⁽⁴⁾ | - |
| I/O | P14 | P15 | G3 | F4 | 212 |
| I/O | P15 | P16 | G2 | F1 | 215 |
| I/O, TMS | P16 | P17 | G1 | G3 | 218 |
| I/O | P17 | P18 | H3 | G2 | 221 |
| VCC | P18 | P19 | VCC ⁽⁴⁾ | VCC ⁽⁴⁾ | - |
| I/O | - | P20 | H2 | G4 | 224 |
| I/O | - | P21 | H1 | H1 | 227 |
| I/O | - | - | J4 | H3 | 230 |
| I/O | - | - | J3 | H2 | 233 |
| I/O | P19 | P23 | J2 | H4 | 236 |
| I/O | P20 | P24 | J1 | J1 | 239 |
| I/O | P21 | P25 | K2 | J2 | 242 |
| I/O | P22 | P26 | K3 | J3 | 245 |
| I/O | P23 | P27 | K1 | J4 | 248 |
| I/O | P24 | P28 | L1 | K1 | 251 |