



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	400
Number of Logic Elements/Cells	950
Total RAM Bits	12800
Number of I/O	160
Number of Gates	20000
Voltage - Supply	4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xcs20-4pq208c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Spartan and Spartan-XL devices provide system clock rates exceeding 80 MHz and internal performance in excess of 150 MHz. In addition to the conventional benefit of high volume programmable logic solutions, Spartan series FPGAs also offer on-chip edge-triggered single-port and dual-port RAM, clock enables on all flip-flops, fast carry logic, and many other features.

The Spartan/XL families leverage the highly successful XC4000 architecture with many of that family's features and benefits. Technology advancements have been derived from the XC4000XLA process developments.

Logic Functional Description

The Spartan series uses a standard FPGA structure as shown in Figure 1, page 2. The FPGA consists of an array of configurable logic blocks (CLBs) placed in a matrix of routing channels. The input and output of signals is achieved through a set of input/output blocks (IOBs) forming a ring around the CLBs and routing channels.

- CLBs provide the functional elements for implementing the user's logic.
- IOBs provide the interface between the package pins and internal signal lines.
- Routing channels provide paths to interconnect the inputs and outputs of the CLBs and IOBs.

The functionality of each circuit block is customized during configuration by programming internal static memory cells. The values stored in these memory cells determine the logic functions and interconnections implemented in the FPGA.

Configurable Logic Blocks (CLBs)

The CLBs are used to implement most of the logic in an FPGA. The principal CLB elements are shown in the simplified block diagram in Figure 2. There are three look-up tables (LUT) which are used as logic function generators, two flip-flops and two groups of signal steering multiplexers. There are also some more advanced features provided by the CLB which will be covered in the **Advanced Features Description**, page 13.

Function Generators

Two 16 x 1 memory look-up tables (F-LUT and G-LUT) are used to implement 4-input function generators, each offering unrestricted logic implementation of any Boolean function of up to four independent input signals (F1 to F4 or G1 to G4). Using memory look-up tables the propagation delay is independent of the function implemented.

A third 3-input function generator (H-LUT) can implement any Boolean function of its three inputs. Two of these inputs are controlled by programmable multiplexers (see box "A" of Figure 2). These inputs can come from the F-LUT or G-LUT outputs or from CLB inputs. The third input always comes from a CLB input. The CLB can, therefore, implement certain functions of up to nine inputs, like parity checking. The three LUTs in the CLB can also be combined to do any arbitrarily defined Boolean function of five inputs.



This high value makes them unsuitable as wired-AND pull-up resistors.

Table 7: Supported Destinations for Spartan/XL Outputs

	Spartan-XL Outputs	•	
Destination	3.3V, CMOS	5V, TTL	5V, CMOS
Any device, V _{CC} = 3.3V, CMOS-threshold inputs	V	V	Some ⁽¹⁾
Any device, V _{CC} = 5V, TTL-threshold inputs	V	V	√
Any device, V _{CC} = 5V, CMOS-threshold inputs	Unreliable Data		1

Notes:

Only if destination device has 5V tolerant inputs.

After configuration, voltage levels of unused pads, bonded or unbonded, must be valid logic levels, to reduce noise sensitivity and avoid excess current. Therefore, by default, unused pads are configured with the internal pull-up resistor active. Alternatively, they can be individually configured with the pull-down resistor, or as a driven output, or to be driven by an external source. To activate the internal pull-up, attach the PULLUP library component to the net attached to the pad. To activate the internal pull-down, attach the PULL-DOWN library component to the net attached to the pad.

Set/Reset

As with the CLB registers, the GSR signal can be used to set or clear the input and output registers, depending on the value of the INIT attribute or property. The two flip-flops can be individually configured to set or clear on reset and after configuration. Other than the global GSR net, no user-controlled set/reset signal is available to the I/O flip-flops (Figure 5). The choice of set or reset applies to both the initial state of the flip-flop and the response to the GSR pulse.

Independent Clocks

Separate clock signals are provided for the input (IK) and output (OK) flip-flops. The clock can be independently inverted for each flip-flop within the IOB, generating either

falling-edge or rising-edge triggered flip-flops. The clock inputs for each IOB are independent.

Common Clock Enables

The input and output flip-flops in each IOB have a common clock enable input (see EC signal in Figure 5), which through configuration, can be activated individually for the input or output flip-flop, or both. This clock enable operates exactly like the EC signal on the Spartan/XL FPGA CLB. It cannot be inverted within the IOB.

Routing Channel Description

All internal routing channels are composed of metal segments with programmable switching points and switching matrices to implement the desired routing. A structured, hierarchical matrix of routing channels is provided to achieve efficient automated routing.

This section describes the routing channels available in Spartan/XL devices. Figure 8 shows a general block diagram of the CLB routing channels. The implementation software automatically assigns the appropriate resources based on the density and timing requirements of the design. The following description of the routing channels is for information only and is simplified with some minor details omitted. For an exact interconnect description the designer should open a design in the FPGA Editor and review the actual connections in this tool.

The routing channels will be discussed as follows;

- CLB routing channels which run along each row and column of the CLB array.
- IOB routing channels which form a ring (called a VersaRing) around the outside of the CLB array. It connects the I/O with the CLB routing channels.
- Global routing consists of dedicated networks primarily designed to distribute clocks throughout the device with minimum delay and skew. Global routing can also be used for other high-fanout signals.

CLB Routing Channels

The routing channels around the CLB are derived from three types of interconnects; single-length, double-length, and longlines. At the intersection of each vertical and horizontal routing channel is a signal steering matrix called a Programmable Switch Matrix (PSM). Figure 8 shows the basic routing channel configuration showing single-length lines, double-length lines and longlines as well as the CLBs and PSMs. The CLB to routing channel interface is shown as well as how the PSMs interface at the channel intersections.






Figure 8: Spartan/XL CLB Routing Channels and Interface Block Diagram

CLB Interface

A block diagram of the CLB interface signals is shown in Figure 9. The input signals to the CLB are distributed evenly on all four sides providing maximum routing flexibility. In general, the entire architecture is symmetrical and regular. It is well suited to established placement and routing algorithms. Inputs, outputs, and function generators can freely swap positions within a CLB to avoid routing congestion during the placement and routing operation. The exceptions are the clock (K) input and CIN/COUT signals. The K input is routed to dedicated global vertical lines as well as four single-length lines and is on the left side of the CLB. The CIN/COUT signals are routed through dedicated interconnects which do not interfere with the general routing structure. The output signals from the CLB are available to drive both vertical and horizontal channels.




Figure 9: CLB Interconnect Signals

Programmable Switch Matrices

The horizontal and vertical single- and double-length lines intersect at a box called a programmable switch matrix (PSM). Each PSM consists of programmable pass transistors used to establish connections between the lines (see Figure 10).

For example, a single-length signal entering on the right side of the switch matrix can be routed to a single-length line on the top, left, or bottom sides, or any combination thereof, if multiple branches are required. Similarly, a double-length signal can be routed to a double-length line on any or all of the other three edges of the programmable switch matrix.

Single-Length Lines

Single-length lines provide the greatest interconnect flexibility and offer fast routing between adjacent blocks. There are eight vertical and eight horizontal single-length lines associated with each CLB. These lines connect the switching matrices that are located in every row and column of CLBs. Single-length lines are connected by way of the programmable switch matrices, as shown in Figure 10. Routing connectivity is shown in Figure 8.

Single-length lines incur a delay whenever they go through a PSM. Therefore, they are not suitable for routing signals for long distances. They are normally used to conduct signals within a localized area and to provide the branching for nets with fanout greater than one.






Figure 13: Data Write and Access Timing for RAM

WCLK can be configured as active on either the rising edge (default) or the falling edge. While the WCLK input to the RAM accepts the same signal as the clock input to the associated CLB's flip-flops, the sense of this WCLK input can be

inverted with respect to the sense of the flip-flop clock inputs. Consequently, within the same CLB, data at the RAM SPO line can be stored in a flip-flop with either the same or the inverse clock polarity used to write data to the RAM.

The WE input is active High and cannot be inverted within the CLB.

Allowing for settling time, the data on the SPO output reflects the contents of the RAM location currently addressed. When the address changes, following the asynchronous delay T_{ILO} , the data stored at the new address location will appear on SPO. If the data at a particular RAM address is overwritten, after the delay T_{WOS} , the new data will appear on SPO.

Dual-Port Mode

In dual-port mode, the function generators (F-LUT and G-LUT) are used to create a 16 x 1 dual-port memory. Of the two data ports available, one permits read and write operations at the address specified by A[3:0] while the second provides only for read operations at the address specified independently by DPRA[3:0]. As a result, simultaneous read/write operations at different addresses (or even at the same address) are supported.

The functional organization of the 16 \times 1 dual-port RAM is shown in Figure 14. The dual-port RAM signals and the




Figure 14: Logic Diagram for the Dual-Port RAM



Table 12: Boundary Scan Instructions


Ins	structi	on	Test	TDO	I/O Data
12	l1	10	Selected	Source	Source
0	0	0	EXTEST	DR	DR
0	0	1	SAMPLE/ PRELOAD	DR	Pin/Logic
0	1	0	USER 1	BSCAN. TDO1	User Logic
0	1	1	USER 2	BSCAN. TDO2	User Logic
1	0	0	READBACK	Readback Data	Pin/Logic
1	0	1	CONFIGURE	DOUT	Disabled
1	1	0	IDCODE (Spartan-XL only)	IDCODE Register	-
1	1	1	BYPASS	Bypass Register	-

Bit Sequence

The bit sequence within each IOB is: In, Out, 3-state. The input-only pins contribute only the In bit to the boundary scan I/O data register, while the output-only pins contributes all three bits.

The first two bits in the I/O data register are TDO.T and TDO.O, which can be used for the capture of internal signals. The final bit is BSCANT.UPD, which can be used to drive an internal net. These locations are primarily used by Xilinx for internal testing.

From a cavity-up view of the chip (as shown in the FPGA Editor), starting in the upper right chip corner, the boundary scan data-register bits are ordered as shown in Figure 21. The device-specific pinout tables for the Spartan/XL devices include the boundary scan locations for each IOB pin.



DS060 21 080400

Figure 21: Boundary Scan Bit Sequence

BSDL (Boundary Scan Description Language) files for Spartan/XL devices are available on the Xilinx website in the File Download area. Note that the 5V Spartan devices and 3V Spartan-XL devices have different BSDL files.

Including Boundary Scan in a Design

If boundary scan is only to be used during configuration, no special elements need be included in the schematic or HDL code. In this case, the special boundary scan pins TDI, TMS, TCK and TDO can be used for user functions after configuration.

To indicate that boundary scan remain enabled after configuration, place the BSCAN library symbol and connect the TDI, TMS, TCK and TDO pad symbols to the appropriate pins, as shown in Figure 22.




Figure 22: Boundary Scan Example



Master Serial Mode

The Master serial mode uses an internal oscillator to generate a Configuration Clock (CCLK) for driving potential slave devices and the Xilinx serial-configuration PROM (SPROM). The CCLK speed is selectable as either 1 MHz (default) or 8 MHz. Configuration always starts at the default slow frequency, then can switch to the higher frequency during the first frame. Frequency tolerance is –50% to +25%.

In Master Serial mode, the CCLK output of the device drives a Xilinx SPROM that feeds the FPGA DIN input. Each rising edge of the CCLK output increments the Serial PROM internal address counter. The next data bit is put on the SPROM data output, connected to the FPGA DIN pin. The FPGA accepts this data on the subsequent rising CCLK edge.


When used in a daisy-chain configuration the Master Serial FPGA is placed as the first device in the chain and is referred to as the lead FPGA. The lead FPGA presents the preamble data, and all data that overflows the lead device, on its DOUT pin. There is an internal pipeline delay of 1.5 CCLK periods, which means that DOUT changes on the

falling CCLK edge, and the next FPGA in the daisy chain accepts data on the subsequent rising CCLK edge. See the timing diagram in Figure 24.

In the bitstream generation software, the user can specify Fast Configuration Rate, which, starting several bits into the first frame, increases the CCLK frequency by a factor of eight. For actual timing values please refer to the specification section. Be sure that the serial PROM and slaves are fast enough to support this data rate. Earlier families such as the XC3000 series do not support the Fast Configuration Rate option.

The SPROM CE input can be driven from either $\overline{\text{LDC}}$ or DONE. Using $\overline{\text{LDC}}$ avoids potential contention on the DIN pin, if this pin is configured as user I/O, but $\overline{\text{LDC}}$ is then restricted to be a permanently High user output after configuration. Using DONE can also avoid contention on DIN, provided the Early DONE option is invoked.

Figure 25 shows a full master/slave system. The leftmost device is in Master Serial mode, all other devices in the chain are in Slave Serial mode.



	Symbol	Description	Min	Units
CCLK	T _{DSCK}	DIN setup	20	ns
COLK	T _{CKDS}	DIN hold	0	ns

Notes:

- 1. At power-up, V_{CC} must rise from 2.0V to V_{CC} min in less than 25 ms, otherwise delay configuration by pulling PROGRAM Low until V_{CC} is valid.
- Master Serial mode timing is based on testing in slave mode.

Figure 24: Master Serial Mode Programming Switching Characteristics

Slave Serial Mode


In Slave Serial mode, the FPGA receives serial configuration data on the rising edge of CCLK and, after loading its configuration, passes additional data out, resynchronized on the next falling edge of CCLK.

In this mode, an external signal drives the CCLK input of the FPGA (most often from a Master Serial device). The serial configuration bitstream must be available at the DIN input of the lead FPGA a short setup time before each rising CCLK edge.

The lead FPGA then presents the preamble data—and all data that overflows the lead device—on its DOUT pin. There is an internal delay of 0.5 CCLK periods, which means that DOUT changes on the falling CCLK edge, and the next FPGA in the daisy chain accepts data on the subsequent rising CCLK edge.

Figure 25 shows a full master/slave system. A Spartan/XL device in Slave Serial mode should be connected as shown in the third device from the left.





DS060_28_080400

Symbol		Description	Min	Max	Units
T _{IC}		INIT (High) setup time	5	-	μs
T _{DC}		D0-D7 setup time	20	-	ns
T _{CD}	CCLK	D0-D7 hold time	0	-	ns
T _{CCH}	COLK	CCLK High time	45	-	ns
T _{CCL}		CCLK Low time	45	-	ns
F _{CC}		CCLK Frequency	-	10	MHz

Notes:

Figure 28: Express Mode Programming Switching Characteristics

Setting CCLK Frequency

In Master mode, CCLK can be generated in either of two frequencies. In the default slow mode, the frequency ranges from 0.5 MHz to 1.25 MHz for Spartan/XL devices. In fast CCLK mode, the frequency ranges from 4 MHz to 10 MHz for Spartan/XL devices. The frequency is changed to fast by an option when running the bitstream generation software.

Data Stream Format

The data stream ("bitstream") format is identical for both serial configuration modes, but different for the Spartan-XL family Express mode. In Express mode, the device becomes active when DONE goes High, therefore no length count is required. Additionally, CRC error checking is not supported in Express mode. The data stream format is shown in Table 16. Bit-serial data is read from left to right.

Express mode data is shown with D0 at the left and D7 at the right.

The configuration data stream begins with a string of eight ones, a preamble code, followed by a 24-bit length count and a separator field of ones (or 24 fill bits, in Spartan-XL family Express mode). This header is followed by the actual configuration data in frames. The length and number of frames depends on the device type (see Table 17). Each frame begins with a start field and ends with an error check. In serial modes, a postamble code is required to signal the end of data for a single device. In all cases, additional start-up bytes of data are required to provide four clocks for the startup sequence at the end of configuration. Long daisy chains require additional start-up bytes to shift the last data through the chain. All start-up bytes are "don't cares".

If not driven by the preceding DOUT, CS1 must remain High until the device is fully configured.






Figure 29: Circuit for Generating CRC-16

Configuration Sequence

There are four major steps in the Spartan/XL FPGA power-up configuration sequence.

- · Configuration Memory Clear
- Initialization
- Configuration
- Start-up

The full process is illustrated in Figure 30.

Configuration Memory Clear

When power is first applied or is reapplied to an FPGA, an internal circuit forces initialization of the configuration logic. When V_{CC} reaches an operational level, and the circuit passes the write and read test of a sample pair of configuration bits, a time delay is started. This time delay is nominally 16 ms. The delay is four times as long when in Master Serial Mode to allow ample time for all slaves to reach a stable V_{CC} . When all $\overline{\text{INIT}}$ pins are tied together, as recommended, the longest delay takes precedence. Therefore, devices with different time delays can easily be mixed and matched in a daisy chain.

This delay is applied only on power-up. It is not applied when reconfiguring an FPGA by pulsing the PROGRAM pin

Low. During this time delay, or as long as the PROGRAM input is asserted, the configuration logic is held in a Configuration Memory Clear state. The configuration-memory frames are consecutively initialized, using the internal oscillator.

At the end of each complete pass through the frame addressing, the power-on time-out delay circuitry and the level of the $\overline{PROGRAM}$ pin are tested. If neither is asserted, the logic initiates one additional clearing of the configuration frames and then tests the \overline{INIT} input.

Initialization

During initialization and configuration, user pins HDC, $\overline{\text{LDC}}$, $\overline{\text{INIT}}$ and DONE provide status outputs for the system interface. The outputs $\overline{\text{LDC}}$, $\overline{\text{INIT}}$ and DONE are held Low and HDC is held High starting at the initial application of power.

The open drain $\overline{\text{INIT}}$ pin is released after the final initialization pass through the frame addresses. There is a deliberate delay before a Master-mode device recognizes an inactive $\overline{\text{INIT}}$. Two internal clocks after the $\overline{\text{INIT}}$ pin is recognized as High, the device samples the MODE pin to determine the configuration mode. The appropriate interface lines become active and the configuration preamble and data can be loaded.



Spartan Family IOB Output Switching Characteristic Guidelines

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to

the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values are expressed in nanoseconds unless otherwise noted.

			-	4	_	3	
Symbol	Description	Device	Min	Max	Min	Max	Units
Clocks							
T _{CH}	Clock High	All devices	3.0	-	4.0	-	ns
T _{CL}	Clock Low	All devices	3.0	-	4.0	-	ns
Propagation	Delays - TTL Outputs ^(1,2)		J.	.ll	II.		
T _{OKPOF}	Clock (OK) to Pad, fast	All devices	-	3.3	-	4.5	ns
T _{OKPOS}	Clock (OK to Pad, slew-rate limited	All devices	-	6.9	-	7.0	ns
T _{OPF}	Output (O) to Pad, fast	All devices	-	3.6	-	4.8	ns
T _{OPS}	Output (O) to Pad, slew-rate limited	All devices	-	7.2	-	7.3	ns
T _{TSHZ}	3-state to Pad High-Z (slew-rate independent)	All devices	-	3.0	-	3.8	ns
T _{TSONF}	3-state to Pad active and valid, fast	All devices	-	6.0	-	7.3	ns
T _{TSONS}	3-state to Pad active and valid, slew-rate limited	All devices	-	9.6	-	9.8	ns
Setup and H	lold Times		+	!	·	1	
T _{OOK}	Output (O) to clock (OK) setup time	All devices	2.5	-	3.8	-	ns
T _{OKO}	Output (O) to clock (OK) hold time	All devices	0.0	-	0.0	-	ns
T _{ECOK}	Clock Enable (EC) to clock (OK) setup time	All devices	2.0	-	2.7	-	ns
T _{OKEC}	Clock Enable (EC) to clock (OK) hold time	All devices	0.0	-	0.5	-	ns
Global Set/F	Reset		-11				
T_{MRW}	Minimum GSR pulse width	All devices	11.5		13.5		ns
T _{RPO}	Delay from GSR input to any Pad	XCS05	-	12.0	-	15.0	ns
		XCS10	-	12.5	-	15.7	ns
		XCS20	-	13.0	-	16.2	ns
		XCS30	-	13.5	-	16.9	ns
		XCS40	-	14.0	-	17.5	ns

Notes:

- 1. Delay adder for CMOS Outputs option (with fast slew rate option): for -3 speed grade, add 1.0 ns; for -4 speed grade, add 0.8 ns.
- 2. Delay adder for CMOS Outputs option (with slow slew rate option): for -3 speed grade, add 2.0 ns; for -4 speed grade, add 1.5 ns.
- 3. Output timing is measured at ~50% V_{CC} threshold, with 50 pF external capacitive loads including test fixture. Slew-rate limited output rise/fall times are approximately two times longer than fast output rise/fall times.
- 4. Voltage levels of unused pads, bonded or unbonded, must be valid logic levels. Each can be configured with the internal pull-up (default) or pull-down resistor, or configured as a driven output, or can be driven from an external source.



Spartan-XL Family Global Buffer Switching Characteristic Guidelines

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

When fewer vertical clock lines are connected, the clock distribution is faster; when multiple clock lines per column are driven from the same global clock, the delay is longer. For

more specific, more precise, and worst-case guaranteed data, reflecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature).

			Speed Grade		
			-5	-4	
Symbol	Description	Device	Max	Max	Units
T _{GLS}	From pad through buffer, to any clock K	XCS05XL	1.4	1.5	ns
		XCS10XL	1.7	1.8	ns
		XCS20XL	2.0	2.1	ns
		XCS30XL	2.3	2.5	ns
		XCS40XL	2.6	2.8	ns



Spartan-XL Family CLB Switching Characteristic Guidelines

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE

in the Xilinx Development System) and back-annotated to the simulation netlist. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all Spartan-XL devices and expressed in nanoseconds unless otherwise noted.

		Speed Gra		Grade		
		-	5	-	4	
Symbol	Description	Min	Max	Min	Max	Units
Clocks						
T _{CH}	Clock High time	2.0	-	2.3	-	ns
T _{CL}	Clock Low time	2.0	-	2.3	-	ns
Combinato	orial Delays		,	1	ı	
T _{ILO}	F/G inputs to X/Y outputs	-	1.0	-	1.1	ns
T _{IHO}	F/G inputs via H to X/Y outputs	-	1.7	-	2.0	ns
T _{ITO}	F/G inputs via transparent latch to Q outputs	-	1.5	-	1.8	ns
T _{HH1O}	C inputs via H1 via H to X/Y outputs	-	1.5	-	1.8	ns
Sequentia	l Delays	*			,	
T _{CKO}	Clock K to Flip-Flop or latch outputs Q	-	1.2	-	1.4	ns
Setup Tim	e before Clock K		,		ı	
T _{ICK}	F/G inputs	0.6	-	0.7	-	ns
T _{IHCK}	F/G inputs via H	1.3	-	1.6	-	ns
Hold Time	after Clock K	*			,	
	All Hold times, all devices	0.0	-	0.0	-	ns
Set/Reset	Direct					
T _{RPW}	Width (High)	2.5	-	2.8	-	ns
T _{RIO}	Delay from C inputs via S/R, going High to Q	-	2.3	-	2.7	ns
Global Set	Reset	*			,	
T_{MRW}	Minimum GSR Pulse Width	10.5	-	11.5	-	ns
T_{MRQ}	Delay from GSR input to any Q	See pag	ge 60 for T _{RI}	RI values pe	r device.	
F _{TOG}	Toggle Frequency (MHz) (for export control purposes)	-	250	-	217	MHz



Spartan-XL Family CLB RAM Synchronous (Edge-Triggered) Write Operation Guidelines

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE

in the Xilinx Development System) and back-annotated to the simulation netlist. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all Spartan-XL devices and are expressed in nanoseconds unless otherwise noted.

			•	-5	-	-4	_
Symbol	Single Port RAM	Size ⁽¹⁾	Min	Max	Min	Max	Units
Write Ope	ration						
T _{WCS}	Address write cycle time (clock K period)	16x2	7.7	-	8.4	-	ns
T _{WCTS}		32x1	7.7	-	8.4	-	ns
T _{WPS}	Clock K pulse width (active edge)	16x2	3.1	-	3.6	-	ns
T _{WPTS}		32x1	3.1	-	3.6	-	ns
T _{ASS}	Address setup time before clock K	16x2	1.3	-	1.5	-	ns
T _{ASTS}		32x1	1.5	-	1.7	-	ns
T _{DSS}	DIN setup time before clock K	16x2	1.5	-	1.7	-	ns
T _{DSTS}		32x1	1.8	-	2.1	-	ns
T _{WSS}	WE setup time before clock K	16x2	1.4	-	1.6	-	ns
T _{WSTS}		32x1	1.3	-	1.5	-	ns
	All hold times after clock K	16x2	0.0	-	0.0	-	ns
T _{WOS}	Data valid after clock K	32x1	-	4.5	-	5.3	ns
T _{WOTS}		16x2	-	5.4	-	6.3	ns
Read Ope	ration	•	11	1			11
T _{RC}	Address read cycle time	16x2	2.6	-	3.1	-	ns
T _{RCT}		32x1	3.8	-	5.5	-	ns
T _{ILO}	Data Valid after address change (no Write	16x2	-	1.0	-	1.1	ns
T _{IHO}	Enable)	32x1	-	1.7	-	2.0	ns
T _{ICK}	Address setup time before clock K	16x2	0.6	-	0.7	-	ns
T _{IHCK}		32x1	1.3	-	1.6	-	ns
Notes:							

Notes:

56

^{1.} Timing for 16 x 1 RAM option is identical to 16 x 2 RAM timing.



Spartan-XL Family Pin-to-Pin Input Parameter Guidelines

All devices are 100% functionally tested. Pin-to-pin timing parameters are derived from measuring external and internal test patterns and are guaranteed over worst-case oper-

ating conditions (supply voltage and junction temperature). Listed below are representative values for typical pin locations and normal clock loading.

Spartan-XL Family Setup and Hold

			Speed		
			-5	-4	
Symbol	Description	Device	Max	Max	Units
Input Setup/H	old Times Using Global Clock and IFF				
T _{SUF} /T _{HF}	No Delay	XCS05XL	1.1/2.0	1.6/2.6	ns
		XCS10XL	1.0/2.2	1.5/2.8	ns
		XCS20XL	0.9/2.4	1.4/3.0	ns
		XCS30XL	0.8/2.6	1.3/3.2	ns
		XCS40XL	0.7/2.8	1.2/3.4	ns
T _{SU} /T _H	Full Delay	XCS05XL	3.9/0.0	5.1/0.0	ns
		XCS10XL	4.1/0.0	5.3/0.0	ns
		XCS20XL	4.3/0.0	5.5/0.0	ns
		XCS30XL	4.5/0.0	5.7/0.0	ns
		XCS40XL	4.7/0.0	5.9/0.0	ns

Notes:

- 1. IFF = Input Flip-Flop or Latch
- 2. Setup time is measured with the fastest route and the lightest load. Hold time is measured using the furthest distance and a reference load of one clock pin per IOB/CLB.

Capacitive Load Factor

Figure 35 shows the relationship between I/O output delay and load capacitance. It allows a user to adjust the specified output delay if the load capacitance is different than 50 pF. For example, if the actual load capacitance is 120 pF, add 2.5 ns to the specified delay. If the load capacitance is 20 pF, subtract 0.8 ns from the specified output delay. Figure 35 is usable over the specified operating conditions of voltage and temperature and is independent of the output slew rate control.




Figure 35: Delay Factor at Various Capacitive Loads



XCS10 and XCS10XL Device Pinouts

XCS10/XL					Bndry
Pad Name	PC84 ⁽⁴⁾	VQ100	CS144 ^(2,4)	TQ144	Scan
VCC	P33	P25	N1	P37	-
Not	P34	P26	N2	P38	174 ⁽¹⁾
Connect-					
ed ⁽¹⁾					
PWRDWN ⁽²					
)					
I/O,	P35	P27	М3	P39	175 ⁽³⁾
PGCK2 ⁽¹⁾					
GCK3 ⁽²⁾	D00	Doo	NO	D.10	470 (3)
I/O (HDC)	P36	P28	N3	P40	178 ⁽³⁾
1/0	-	-	K4	P41	181 ⁽³⁾
1/0	-	-	L4	P42	184 ⁽³⁾
I/O (I DC)	- D07	P29	M4	P43	187 ⁽³⁾
I/O (LDC)	P37	P30	N4	P44	190 ⁽³⁾
GND	-	-	K5	P45	193 ⁽³⁾
I/O I/O	-	-	L5 M5	P46 P47	193 ⁽³⁾
	- D00	- D01	N5	P47 P48	196 ⁽³⁾
I/O I/O	P38	P31 P32	K6	P46 P49	202 (3)
I/O	P39	P32	L6	P49 P50	202 (3)
I/O	-	P33	M6	P50 P51	208 (3)
I/O	P40	P35	N6	P52	211 ⁽³⁾
	P40 P41	P35	M7	P52	211 ⁽³⁾
I/O (INIT) VCC	P42	P37	N7	P54	214 (9)
GND	P43	P38	L7	P55	-
I/O	P44	P39	K7	P56	217 ⁽³⁾
I/O	P45	P40	N8	P57	220 (3)
I/O	1 43	P41	M8	P58	223 (3)
I/O	_	P42	L8	P59	226 ⁽³⁾
I/O	P46	P43	K8	P60	229 (3)
I/O	P47	P44	N9	P61	232 (3)
I/O	-	-	M9	P62	235 (3)
I/O	_	-	L9	P63	238 (3)
GND	_	_	K9	P64	-
I/O	P48	P45	N10	P65	241 ⁽³⁾
I/O	P49	P46	M10	P66	244 (3)
I/O	-	-	L10	P67	247 ⁽³⁾
I/O	-	-	N11	P68	250 ⁽³⁾
I/O	P50	P47	M11	P69	253 ⁽³⁾
I/O,	P51	P48	L11	P70	256 ⁽³⁾
SGCK3 ⁽¹⁾					
GCK4 ⁽²⁾					
GND	P52	P49	N12	P71	-
DONE	P53	P50	M12	P72	-
VCC	P54	P51	N13	P73	-
PROGRAM	P55	P52	M13	P74	-
I/O (D7 ⁽²⁾)	P56	P53	L12	P75	259 ⁽³⁾

XCS10 and XCS10XL Device Pinouts

XCS10/XL	(4)		(0.4)		Bndry
Pad Name	PC84 ⁽⁴⁾	VQ100	CS144 ^(2,4)	TQ144	Scan
I/O,	P57	P54	L13	P76	262 ⁽³⁾
PGCK3 ⁽¹⁾ GCK5 ⁽²⁾					
I/O	-	-	K10	P77	265 ⁽³⁾
I/O	-	-	K11	P78	268 ⁽³⁾
I/O (D6 ⁽²⁾)	P58	P55	K12	P79	271 ⁽³⁾
I/O	-	P56	K13	P80	274 (3)
GND	-	-	J10	P81	-
I/O	-	-	J11	P82	277 (3)
I/O	-	-	J12	P83	280 (3)
I/O (D5 ⁽²⁾)	P59	P57	J13	P84	283 ⁽³⁾
I/O	P60	P58	H10	P85	286 ⁽³⁾
I/O	-	P59	H11	P86	289 ⁽³⁾
I/O	-	P60	H12	P87	292 ⁽³⁾
I/O (D4 ⁽²⁾)	P61	P61	H13	P88	295 ⁽³⁾
I/O	P62	P62	G12	P89	298 ⁽³⁾
VCC	P63	P63	G13	P90	-
GND	P64	P64	G11	P91	-
I/O (D3 ⁽²⁾)	P65	P65	G10	P92	301 ⁽³⁾
I/O	P66	P66	F13	P93	304 ⁽³⁾
I/O	-	P67	F12	P94	307 ⁽³⁾
I/O	-	-	F11	P95	310 ⁽³⁾
I/O (D2 ⁽²⁾)	P67	P68	F10	P96	313 ⁽³⁾
I/O	P68	P69	E13	P97	316 ⁽³⁾
I/O	-	-	E12	P98	319 ⁽³⁾
I/O	-	-	E11	P99	322 (3)
GND	-	-	E10	P100	-
I/O (D1 ⁽²⁾)	P69	P70	D13	P101	325 ⁽³⁾
I/O	P70	P71	D12	P102	328 ⁽³⁾
I/O	-	-	D11	P103	331 ⁽³⁾
I/O	-	-	C13	P104	334 ⁽³⁾
I/O (D0 ⁽²⁾ , DIN)	P71	P72	C12	P105	337 ⁽³⁾
I/O,	P72	P73	C11	P106	340 (3)
SGCK4 ⁽¹⁾					
GCK6 ⁽²⁾					
(DOUT)					
CCLK	P73	P74	B13	P107	-
VCC	P74	P75	B12	P108	-
O, TDO	P75	P76	A13	P109	0
GND	P76	P77	A12	P110	-
I/O	P77	P78	B11	P111	2
I/O,	P78	P79	A11	P112	5
PGCK4 ⁽¹⁾					
GCK7 ⁽²⁾			D10	D110	0
1/0	-	-	D10	P113	8
1/0	- D70	-	C10	P114	11
I/O (CS1 ⁽²⁾)	P79	P80	B10	P115	14



XCS20 and XCS20XL Device Pinouts

	10 XCS2UXL Device Pinouts						
XCS20/XL Pad Name	VQ100	CS144 ^(2,4)	TQ144	PQ208	Bndry Scan		
PROGRAM	P52	M13	P74	P106	-		
I/O (D7 ⁽²⁾)	P53	L12	P75	P107	367 ⁽³⁾		
I/O,	P54	L13	P76	P108	370 ⁽³⁾		
PGCK3 ⁽¹⁾ , GCK5 ⁽²⁾							
I/O		K10	P77	P109	373 ⁽³⁾		
1/0	-	K10	P77	P109	373 ⁽³⁾		
I/O (D6 ⁽²⁾)	- P55	K11	P79	P110	379 ⁽³⁾		
I/O (D6(=/)		K12		P112	382 (3)		
	P56	NI3	P80		385 (3)		
1/0	-	-	-	P114			
1/0	-	-	-	P115	388 (3)		
I/O	-	-	-	P116	391 ⁽³⁾		
I/O	-	-	-	P117	394 ⁽³⁾		
GND	-	J10	P81	P118	- (2)		
I/O	-	J11	P82	P119	397 ⁽³⁾		
I/O	-	J12	P83	P120	400 (3)		
VCC ⁽²⁾	-	-	-	P121	- (0)		
I/O (D5 ⁽²⁾)	P57	J13	P84	P122	403 (3)		
I/O	P58	H10	P85	P123	406 ⁽³⁾		
I/O	-	-	-	P124	409 (3)		
I/O	-	-	-	P125	412 ⁽³⁾		
I/O	P59	H11	P86	P126	415 ⁽³⁾		
I/O	P60	H12	P87	P127	418 ⁽³⁾		
I/O (D4 ⁽²⁾)	P61	H13	P88	P128	421 ⁽³⁾		
I/O	P62	G12	P89	P129	424 ⁽³⁾		
VCC	P63	G13	P90	P130	-		
GND	P64	G11	P91	P131	-		
I/O (D3 ⁽²⁾)	P65	G10	P92	P132	427 ⁽³⁾		
I/O	P66	F13	P93	P133	430 ⁽³⁾		
I/O	P67	F12	P94	P134	433 ⁽³⁾		
I/O	-	F11	P95	P135	436 ⁽³⁾		
I/O	-	-	-	P136	439 ⁽³⁾		
I/O	-	-	-	P137	442 (3)		
I/O (D2 ⁽²⁾)	P68	F10	P96	P138	445 ⁽³⁾		
I/O	P69	E13	P97	P139	448 ⁽³⁾		
VCC ⁽²⁾	-	-	-	P140	-		
I/O	_	E12	P98	P141	451 ⁽³⁾		
I/O	_	E11	P99	P142	454 ⁽³⁾		
GND	-	E10	P100	P143	-		
I/O	-	-	-	P145	457 ⁽³⁾		
I/O	-	-	-	P146	460 ⁽³⁾		
I/O	-	-	-	P147	463 ⁽³⁾		
I/O	-	-	-	P148	466 ⁽³⁾		
I/O (D1 ⁽²⁾)	P70	D13	P101	P149	469 ⁽³⁾		
I/O	P71	D12	P102	P150	472 ⁽³⁾		
I/O	-	D11	P103	P151	475 ⁽³⁾		

XCS20 and XCS20XL Device Pinouts

XCS20/XL Pad Name	VQ100	CS144 ^(2,4)	TQ144	PQ208	Bndry Scan
I/O	-	C13	P104	P152	478 ⁽³⁾
I/O (D0 ⁽²⁾ , DIN)	P72	C12	P105	P153	481 ⁽³⁾
I/O, SGCK4 ⁽¹⁾ , GCK6 ⁽²⁾ (DOUT)	P73	C11	P106	P154	484 ⁽³⁾
CCLK	P74	B13	P107	P155	-
VCC	P75	B12	P108	P156	-
O, TDO	P76	A13	P109	P157	0
GND	P77	A12	P110	P158	-
I/O	P78	B11	P111	P159	2
I/O, PGCK4 ⁽¹⁾ , GCK7 ⁽²⁾	P79	A11	P112	P160	5
I/O	-	D10	P113	P161	8
I/O	-	C10	P114	P162	11
I/O (CS1 ⁽²⁾)	P80	B10	P115	P163	14
I/O	P81	A10	P116	P164	17
I/O	-	D9	P117	P166	20
I/O	-	-	-	P167	23
I/O	-	-	-	P168	26
I/O	-	-	-	P169	29
GND	-	C9	P118	P170	-
I/O	-	B9	P119	P171	32
I/O	-	A9	P120	P172	35
VCC ⁽²⁾	-	-	-	P173	-
I/O	P82	D8	P121	P174	38
I/O	P83	C8	P122	P175	41
I/O	-	-	-	P176	44
I/O	-	-	-	P177	47
I/O	P84	B8	P123	P178	50
I/O	P85	A8	P124	P179	53
I/O	P86	B7	P125	P180	56
I/O	P87	A7	P126	P181	59
GND	P88	C7	P127	P182	-

2/8/00



XCS30 and XCS30XL Device Pinouts (Continued)

XCS30/XL Pad Name	VQ100 ⁽⁵⁾	TQ144	PQ208	PQ240	BG256 ⁽⁵⁾	CS280 ^(2,5)	Bndry Scan
I/O	P18	P28	P44	P52	V1	T1	272
I/O	P19	P29	P45	P53	T4	T2	275
I/O	-	P30	P46	P54	U3	T3	278
I/O	-	P31	P47	P55	V2	U1	281
I/O	P20	P32	P48	P56	W1	V1	284
O, SGCK2 ⁽¹⁾ , GCK2 ⁽²⁾	P21	P33	P49	P57	V3	U2	287
Not Connected ⁽¹⁾ , M1 ⁽²⁾	P22	P34	P50	P58	W2	V2	290
GND	P23	P35	P51	P59	GND ⁽⁴⁾	GND ⁽⁴⁾	-
MODE ⁽¹⁾ , M0 ⁽²⁾	P24	P36	P52	P60	Y1	W1	293
VCC	P25	P37	P53	P61	VCC ⁽⁴⁾	U3	-
Not Connected ⁽¹⁾ , PWRDWN ⁽²⁾	P26	P38	P54	P62	W3	V3	294 (1)
/O, PGCK2 ⁽¹⁾ , GCK3 ⁽²⁾	P27	P39	P55	P63	Y2	W2	295 ⁽³⁾
I/O (HDC)	P28	P40	P56	P64	W4	W3	298 (3)
I/O	-	P41	P57	P65	V4	T4	301 ⁽³⁾
I/O	-	P42	P58	P66	U5	U4	304 ⁽³⁾
I/O	P29	P43	P59	P67	Y3	V4	307 (3)
I/O (LDC)	P30	P44	P60	P68	Y4	W4	310 ⁽³⁾
I/O	-	-	P61	P69	V5	T5	313 ⁽³⁾
I/O	-	-	P62	P70	W5	W5	316 ⁽³⁾
I/O	-	-	P63	P71	Y5	R6	319 ⁽³⁾
I/O	-	-	P64	P72	V6	U6	322 (3)
I/O	-	-	P65	P73	W6	V6	325 ⁽³⁾
I/O	-	-	-	P74	Y6	T6	328 (3)
GND	-	P45	P66	P75	GND ⁽⁴⁾	GND ⁽⁴⁾	-
I/O	-	P46	P67	P76	W7	W6	331 ⁽³⁾
I/O	-	P47	P68	P77	Y7	U7	334 (3)
I/O	P31	P48	P69	P78	V8	V7	337 (3)
I/O	P32	P49	P70	P79	W8	W7	340 (3)
VCC	-	-	P71	P80	VCC ⁽⁴⁾	T7	-
I/O	-	-	P72	P81	Y8	W8	343 (3)
I/O	-	-	P73	P82	U9	U8	346 ⁽³⁾
I/O	-	-	-	P84	Y9	W9	349 (3)
I/O	-	-	-	P85	W10	V9	352 ⁽³⁾
I/O	P33	P50	P74	P86	V10	U9	355 ⁽³⁾
I/O	P34	P51	P75	P87	Y10	T9	358 ⁽³⁾
I/O	P35	P52	P76	P88	Y11	W10	361 ⁽³⁾
I/O (INIT)	P36	P53	P77	P89	W11	V10	364 ⁽³⁾
VCC	P37	P54	P78	P90	VCC ⁽⁴⁾	U10	-
GND	P38	P55	P79	P91	GND ⁽⁴⁾	GND ⁽⁴⁾	-
I/O	P39	P56	P80	P92	V11	T10	367 ⁽³⁾
I/O	P40	P57	P81	P93	U11	R10	370 (3)
I/O	P41	P58	P82	P94	Y12	W11	373 (3)
I/O	P42	P59	P83	P95	W12	V11	376 ⁽³⁾
I/O	-	-	P84	P96	V12	U11	379 (3)



XCS30 and XCS30XL Device Pinouts (Continued)

XCS30/XL Pad Name	VQ100 ⁽⁵⁾	TQ144	PQ208	PQ240	BG256 ⁽⁵⁾	CS280 ^(2,5)	Bndry Scan
I/O	-	-	-	P190	B16	A15	23
I/O	-	P117	P166	P191	A16	E14	26
I/O	-	-	P167	P192	C15	C14	29
I/O	-	-	P168	P193	B15	B14	32
I/O	-	-	P169	P194	A15	D14	35
GND	-	P118	P170	P196	GND ⁽⁴⁾	GND ⁽⁴⁾	-
I/O	-	P119	P171	P197	B14	A14	38
I/O	-	P120	P172	P198	A14	C13	41
I/O	-	-	-	P199	C13	B13	44
I/O	-	-	-	P200	B13	A13	47
VCC	-	-	P173	P201	VCC ⁽⁴⁾	D13	-
I/O	P82	P121	P174	P202	C12	B12	50
I/O	P83	P122	P175	P203	B12	D12	53
I/O	-	-	P176	P205	A12	A11	56
I/O	-	-	P177	P206	B11	B11	59
I/O	P84	P123	P178	P207	C11	C11	62
I/O	P85	P124	P179	P208	A11	D11	65
I/O	P86	P125	P180	P209	A10	A10	68
I/O	P87	P126	P181	P210	B10	B10	71
GND	P88	P127	P182	P211	GND ⁽⁴⁾	GND ⁽⁴⁾	-

Notes:

- 1. 5V Spartan family only
- 2. 3V Spartan-XL family only
- 3. The "PWRDWN" on the XCS30XL is not part of the Boundary Scan chain. For the XCS30XL, subtract 1 from all Boundary Scan numbers from GCK3 on (295 and higher).
- 4. Pads labeled $\mathrm{GND^{(4)}}$ or $\mathrm{V_{CC}^{(4)}}$ are internally bonded to Ground or $\mathrm{V_{CC}}$ planes within the package.
- 5. CS280 package, and VQ100 and BG256 packages for XCS30 only, discontinued by PDN2004-01

Additional XCS30/XL Package Pins

PQ240

GND Pins										
P22	P37	P83	P98	P143	P158					
P204	P219	-	-	-	-					
	Not Connected Pins									
P195										

2/1	2/98	

BG256

	VCC Pins									
C14	D6	D7	D11	D14	D15					
E20	F1	F4	F17	G4	G17					
K4	L17	P4	P17	P19	R2					
R4	R17	U6	U7	U10	U14					
U15	V7	W20	-	-	-					

	GND Pins										
A1	B7	D4	D8	D13	D17						
G20	H4	H17	N3	N4	N17						
U4	U8	U13	U17	W14	-						
	l	Not Conne	ected Pins	3							
A7	A13	C8	D12	H20	J3						
J4	M4	M19	V9	W9	W13						
Y13	-	-	-	-	-						

6/4/97

CS280

	VCC Pins										
A1	A7	C10	C17	D13	G1						
G1	G19	K2	K17	M4	N16						
T7	U3	U10	U17	W13	-						
	GND Pins										



CS280

		VC	C Pins							
E5	E7	E8	E9	E11	E12					
E13	G5	G15	H5	H15	J5					
J15	L5	L15	M5	M15	N5					
N15	R7	R8	R9	R11	R12					
R13	-	-	-	-	-					
		Not Cor	nected Pi	ns						
A4	A12	C8	C12	C15	D1					
D2	D5	D8	D17	D18	E15					
H2	НЗ	H18	H19	L4	M1					
M16	M18	R2	R4	R5	R15					
R17	T8	T15	U5	V8	V12					
W12	W16	-	-	-	-					
	Not Connected Pins (VCC in XCS40XL)									
B5	B15	E3	E18	R3	R18					
V5	V15	-	-	-	-					

5/21/02

XCS40 and XCS40XL Device Pinouts

XCS40/XL Pad Name	PQ208	PQ240	BG256	CS280 ^(2,5)	Bndry Scan
VCC	P183	P212	VCC ⁽⁴⁾	VCC ⁽⁴⁾	Juli
					-
I/O	P184	P213	C10	D10	86
I/O	P185	P214	D10	E10	89
I/O	P186	P215	A9	A9	92
I/O	P187	P216	B9	B9	95
I/O	P188	P217	C9	C9	98
I/O	P189	P218	D9	D9	101
I/O	P190	P220	A8	A8	104
I/O	P191	P221	B8	B8	107
I/O	-	-	C8	C8	110
I/O	-	-	A7	D8	113
VCC	P192	P222	VCC ⁽⁴⁾	VCC ⁽⁴⁾	-
I/O	-	P223	A6	B7	116
I/O	-	P224	C7	C7	119
I/O	P193	P225	B6	D7	122
I/O	P194	P226	A5	A6	125
GND	P195	P227	GND ⁽⁴⁾	GND ⁽⁴⁾	-
I/O	P196	P228	C6	B6	128
I/O	P197	P229	B5	C6	131
I/O	P198	P230	A4	D6	134
I/O	P199	P231	C5	E6	137

XCS40 and XCS40XL Device Pinouts

XCS40/XL			741001		Bndry
Pad Name	PQ208	PQ240	BG256	CS280 ^(2,5)	Scan
I/O	P200	P232	B4	A5	140
I/O	P201	P233	A3	C5	143
I/O	-	1	-	D5	146
I/O	-	1	-	A4	149
I/O	P202	P234	D5	B4	152
I/O	P203	P235	C4	C4	155
I/O	P204	P236	В3	A3	158
I/O	P205	P237	B2	A2	161
I/O	P206	P238	A2	В3	164
I/O, SGCK1 ⁽¹⁾ , GCK8 ⁽²⁾	P207	P239	C3	B2	167
VCC	P208	P240	VCC ⁽⁴⁾	VCC ⁽⁴⁾	-
GND	P1	P1	GND ⁽⁴⁾	GND ⁽⁴⁾	-
I/O, PGCK1 ⁽¹⁾ , GCK1 ⁽²⁾	P2	P2	B1	C3	170
I/O	P3	P3	C2	C2	173
I/O	P4	P4	D2	B1	176
I/O	P5	P5	D3	C1	179
I/O, TDI	P6	P6	E4	D4	182
I/O, TCK	P7	P7	C1	D3	185
I/O	-	-	-	D2	188
I/O	-	1	-	D1	191
I/O	P8	P8	D1	E2	194
I/O	P9	P9	E3	E4	197
I/O	P10	P10	E2	E1	200
I/O	P11	P11	E1	F5	203
I/O	P12	P12	F3	F3	206
I/O	-	P13	F2	F2	209
GND	P13	P14	GND ⁽⁴⁾	GND ⁽⁴⁾	-
I/O	P14	P15	G3	F4	212
I/O	P15	P16	G2	F1	215
I/O, TMS	P16	P17	G1	G3	218
I/O	P17	P18	Н3	G2	221
VCC	P18	P19	VCC ⁽⁴⁾	VCC ⁽⁴⁾	-
I/O	-	P20	H2	G4	224
I/O	-	P21	H1	H1	227
I/O	-	-	J4	H3	230
I/O	-	-	J3	H2	233
I/O	P19	P23	J2	H4	236
I/O	P20	P24	J1	J1	239
I/O	P21	P25	K2	J2	242
I/O	P22	P26	K3	J3	245
I/O	P23	P27	K1	J4	248
I/O	P24	P28	L1	K1	251



XCS40 and XCS40XL Device Pinouts

XCS40/XL				00000(2 F)	Bndry	
Pad Name	PQ208	PQ240	BG256	CS280 ^(2,5)	Scan	
O, TDO	P157	P181	A19	B17	0	
GND	P158	P182	GND ⁽⁴⁾	GND ⁽⁴⁾	-	
I/O	P159	P183	B18	A18	2	
I/O, PGCK4 ⁽¹⁾ , GCK7 ⁽²⁾	P160	P184	B17	A17	5	
I/O	P161	P185	C17	D16	8	
I/O	P162	P186	D16	C16	11	
I/O (CS1 ⁽²⁾)	P163	P187	A18	B16	14	
I/O	P164	P188	A17	A16	17	
I/O	-	-	-	E15	20	
I/O	-	-	-	C15	23	
I/O	P165	P189	C16	D15	26	
I/O	-	P190	B16	A15	29	
I/O	P166	P191	A16	E14	32	
I/O	P167	P192	C15	C14	35	
I/O	P168	P193	B15	B14	38	
I/O	P169	P194	A15	D14	41	
GND	P170	P196	GND ⁽⁴⁾	GND ⁽⁴⁾	-	
I/O	P171	P197	B14	A14	44	
I/O	P172	P198	A14	C13	47	
I/O	-	P199	C13	B13	50	
I/O	-	P200	B13	A13	53	
VCC	P173	P201	VCC ⁽⁴⁾	VCC ⁽⁴⁾	-	
I/O	-	-	A13	A12	56	
I/O	-	-	D12	C12	59	
I/O	P174	P202	C12	B12	62	
I/O	P175	P203	B12	D12	65	
I/O	P176	P205	A12	A11	68	
I/O	P177	P206	B11	B11	71	
I/O	P178	P207	C11	C11	74	
I/O	P179	P208	A11	D11	77	
I/O	P180	P209	A10	A10	80	
I/O	P181	P210	B10	B10	83	
GND	P182	P211	GND ⁽⁴⁾	GND ⁽⁴⁾	-	
2/8/00	•	•	•	•		

Notes:

- 1. 5V Spartan family only
- 2. 3V Spartan-XL family only
- 3. The "PWRDWN" on the XCS40XL is not part of the Boundary Scan chain. For the XCS40XL, subtract 1 from all Boundary Scan numbers from GCK3 on (343 and higher).
- 4. Pads labeled $\mathrm{GND^{(4)}}$ or $\mathrm{V_{CC}^{(4)}}$ are internally bonded to Ground or $\mathrm{V_{CC}}$ planes within the package.
- CS280 package discontinued by <u>PDN2004-01</u>

Additional XCS40/XL Package Pins

PQ240

GND Pins								
P22	P37	P83	P98	P143	P158			
P204	P219	-			-			
	Not Connected Pins							
P195	-	-	-	-	-			

2/12/98

BG256

VCC Pins								
C14	D6	D7	D7 D11		D15			
E20	F1	F4 F17 G4		G17				
K4	L17	P4	P4 P17 P19		R2			
R4	R17	U6	U7	U10	U14			
U15	V7	W20	-	-	-			
	GND Pins							
A1	B7	D4	D8	D13	D17			
G20	H4	H17	N3	N4	N17			
U4	U8	U13	U17	W14	-			

6/17/97

CS280

VCC Pins								
A1	A7	B5	B15	C10	C17			
D13	E3	E18	G1	G19	K2			
K17	M4	N16 R3 R18			T7			
U3	U10	J10 U17 V5 V15						
	GND Pins							
E5	E7	E8	E9	E11	E12			
E13	G5	G15	H5	H15	J5			
J15	L5	L15	M5	M15	N5			
N15	R7	R8	R9	R11	R12			
R13	-	-	-	-	-			

5/19/99



Product Availability

Table 19 shows the packages and speed grades for Spartan/XL devices. Table 20 shows the number of user I/Os available for each device/package combination.

Table 19: Component Availability Chart for Spartan/XL FPGAs

	Pins	84	100	144	144	208	240	256	280
	Туре	Plastic PLCC	Plastic VQFP	Chip Scale	Plastic TQFP	Plastic PQFP	Plastic PQFP	Plastic BGA	Chip Scale
Device	Code	PC84 ⁽³⁾	VQ100 ⁽³⁾	CS144 ⁽³⁾	TQ144	PQ208	PQ240	BG256 ⁽³⁾	CS280 ⁽³⁾
XCS05	-3	C(3)	C, I	-	-	-	-	-	-
AC303	-4	C(3)	С	-	-	-	-	-	-
XCS10	-3	C(3)	C, I	-	С	-	-	-	-
AUS10 -	-4	C(3)	С	-	С	-	-	-	-
XCS20	-3	-	С	-	C, I	C, I	-	-	-
۸0320	-4	-	С	-	С	С	-	-	-
VCC20	-3	-	C(3)	-	C, I	C, I	С	C(3)	-
XCS30	-4	-	C(3)	-	С	С	С	C(3)	-
XCS40	-3	-	-	-	-	C, I	С	С	-
AU340	-4	-	-	-	-	С	С	С	-
XCS05XL	-4	C(3)	C, I	-	-	-	-	-	-
VC303VL	-5	C(3)	С	-	-	-	-	-	-
XCS10XL	-4	C(3)	C, I	C(3)	С	-	-	-	-
ACSTUAL -	-5	C(3)	С	C(3)	С	-	-	-	-
XCS20XL	-4	-	C, I	C(3)	C, I	C, I	-	-	-
AUGZUAL -	-5	-	С	C(3)	С	С	-	-	-
XCS30XL	-4	-	C, I	-	C, I	C, I	С	С	C(3)
AUGGUAL -	-5	-	С	-	С	С	С	С	C(3)
XCS40XL	-4	-	-	-	-	C, I	С	C, I	C(3)
AUS4UAL	-5	-	-	-	-	С	С	С	C(3)

Notes:

- 1. $C = Commercial T_J = 0^{\circ} to +85^{\circ}C$
- 2. I = Industrial $T_J = -40^{\circ}C$ to $+100^{\circ}C$
- 3. PC84, CS144, and CS280 packages, and VQ100 and BG256 packages for XCS30 only, discontinued by PDN2004-01
- 4. Some Spartan-XL devices are available in Pb-free package options. The Pb-free packages insert a "G" in the package code. Contact Xilinx for availability.

Package Specifications

Package drawings and material declaration data sheets for the Spartan/XL devices can be found on the Xilinx website at:

www.xilinx.com/support/documentation/spartan-xl.htm#19687

Thermal data for the Spartan/XL packages can be found using the thermal query tool on the Xilinx website at:

www.xilinx.com/cgi-bin/thermal/thermal.pl