



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 576 |
| Number of Logic Elements/Cells | 1368 |
| Total RAM Bits | 18432 |
| Number of I/O | 113 |
| Number of Gates | 30000 |
| Voltage - Supply | 4.75V ~ 5.25V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 144-LQFP |
| Supplier Device Package | 144-TQFP (20x20) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xcs30-3tq144c |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Spartan and Spartan-XL devices provide system clock rates exceeding 80 MHz and internal performance in excess of 150 MHz. In addition to the conventional benefit of high volume programmable logic solutions, Spartan series FPGAs also offer on-chip edge-triggered single-port and dual-port RAM, clock enables on all flip-flops, fast carry logic, and many other features.

The Spartan/XL families leverage the highly successful XC4000 architecture with many of that family's features and benefits. Technology advancements have been derived from the XC4000XLA process developments.

Logic Functional Description

The Spartan series uses a standard FPGA structure as shown in Figure 1, page 2. The FPGA consists of an array of configurable logic blocks (CLBs) placed in a matrix of routing channels. The input and output of signals is achieved through a set of input/output blocks (IOBs) forming a ring around the CLBs and routing channels.

- CLBs provide the functional elements for implementing the user's logic.
- IOBs provide the interface between the package pins and internal signal lines.
- Routing channels provide paths to interconnect the inputs and outputs of the CLBs and IOBs.

The functionality of each circuit block is customized during configuration by programming internal static memory cells. The values stored in these memory cells determine the logic functions and interconnections implemented in the FPGA.

Configurable Logic Blocks (CLBs)

The CLBs are used to implement most of the logic in an FPGA. The principal CLB elements are shown in the simplified block diagram in Figure 2. There are three look-up tables (LUT) which are used as logic function generators, two flip-flops and two groups of signal steering multiplexers. There are also some more advanced features provided by the CLB which will be covered in the **Advanced Features Description**, page 13.

Function Generators

Two 16 x 1 memory look-up tables (F-LUT and G-LUT) are used to implement 4-input function generators, each offering unrestricted logic implementation of any Boolean function of up to four independent input signals (F1 to F4 or G1 to G4). Using memory look-up tables the propagation delay is independent of the function implemented.

A third 3-input function generator (H-LUT) can implement any Boolean function of its three inputs. Two of these inputs are controlled by programmable multiplexers (see box "A" of Figure 2). These inputs can come from the F-LUT or G-LUT outputs or from CLB inputs. The third input always comes from a CLB input. The CLB can, therefore, implement certain functions of up to nine inputs, like parity checking. The three LUTs in the CLB can also be combined to do any arbitrarily defined Boolean function of five inputs.



This high value makes them unsuitable as wired-AND pull-up resistors.

Table 7: Supported Destinations for Spartan/XL Outputs

| | Spartan-XL Outputs | | rtan puts |
|--|-----------------------|------------|---------------------|
| Destination | 3.3V, CMOS | 5V, TTL | 5V, CMOS |
| Any device, V _{CC} = 3.3V, CMOS-threshold inputs | V | V | Some ⁽¹⁾ |
| Any device, V _{CC} = 5V, TTL-threshold inputs | V | V | √ |
| Any device, V _{CC} = 5V, CMOS-threshold inputs | Unreliable Data | | 1 |

Notes:

1. Only if destination device has 5V tolerant inputs.

After configuration, voltage levels of unused pads, bonded or unbonded, must be valid logic levels, to reduce noise sensitivity and avoid excess current. Therefore, by default, unused pads are configured with the internal pull-up resistor active. Alternatively, they can be individually configured with the pull-down resistor, or as a driven output, or to be driven by an external source. To activate the internal pull-up, attach the PULLUP library component to the net attached to the pad. To activate the internal pull-down, attach the PULL-DOWN library component to the net attached to the pad.

Set/Reset

As with the CLB registers, the GSR signal can be used to set or clear the input and output registers, depending on the value of the INIT attribute or property. The two flip-flops can be individually configured to set or clear on reset and after configuration. Other than the global GSR net, no user-controlled set/reset signal is available to the I/O flip-flops (Figure 5). The choice of set or reset applies to both the initial state of the flip-flop and the response to the GSR pulse.

Independent Clocks

Separate clock signals are provided for the input (IK) and output (OK) flip-flops. The clock can be independently inverted for each flip-flop within the IOB, generating either

falling-edge or rising-edge triggered flip-flops. The clock inputs for each IOB are independent.

Common Clock Enables

The input and output flip-flops in each IOB have a common clock enable input (see EC signal in Figure 5), which through configuration, can be activated individually for the input or output flip-flop, or both. This clock enable operates exactly like the EC signal on the Spartan/XL FPGA CLB. It cannot be inverted within the IOB.

Routing Channel Description

All internal routing channels are composed of metal segments with programmable switching points and switching matrices to implement the desired routing. A structured, hierarchical matrix of routing channels is provided to achieve efficient automated routing.

This section describes the routing channels available in Spartan/XL devices. Figure 8 shows a general block diagram of the CLB routing channels. The implementation software automatically assigns the appropriate resources based on the density and timing requirements of the design. The following description of the routing channels is for information only and is simplified with some minor details omitted. For an exact interconnect description the designer should open a design in the FPGA Editor and review the actual connections in this tool.

The routing channels will be discussed as follows;

- CLB routing channels which run along each row and column of the CLB array.
- IOB routing channels which form a ring (called a VersaRing) around the outside of the CLB array. It connects the I/O with the CLB routing channels.
- Global routing consists of dedicated networks primarily designed to distribute clocks throughout the device with minimum delay and skew. Global routing can also be used for other high-fanout signals.

CLB Routing Channels

The routing channels around the CLB are derived from three types of interconnects; single-length, double-length, and longlines. At the intersection of each vertical and horizontal routing channel is a signal steering matrix called a Programmable Switch Matrix (PSM). Figure 8 shows the basic routing channel configuration showing single-length lines, double-length lines and longlines as well as the CLBs and PSMs. The CLB to routing channel interface is shown as well as how the PSMs interface at the channel intersections.



and Spartan-XL families, speeding up arithmetic and counting functions.

The carry chain in 5V Spartan devices can run either up or down. At the top and bottom of the columns where there are no CLBs above and below, the carry is propagated to the right. The default is always to propagate up the column, as shown in the figures. The carry chain in Spartan-XL devices can only run up the column, providing even higher speed.

Figure 16, page 18 shows a Spartan/XL FPGA CLB with dedicated fast carry logic. The carry logic shares operand

and control inputs with the function generators. The carry outputs connect to the function generators, where they are combined with the operands to form the sums.

Figure 17, page 19 shows the details of the Spartan/XL FPGA carry logic. This diagram shows the contents of the box labeled "CARRY LOGIC" in Figure 16.

The fast carry logic can be accessed by placing special library symbols, or by using Xilinx Relationally Placed Macros (RPMs) that already include these symbols.






Figure 17: Detail of Spartan/XL Dedicated Carry Logic

3-State Long Line Drivers

A pair of 3-state buffers is associated with each CLB in the array. These 3-state buffers (BUFT) can be used to drive signals onto the nearest horizontal longlines above and below the CLB. They can therefore be used to implement multiplexed or bidirectional buses on the horizontal long-lines, saving logic resources.

There is a weak keeper at each end of these two horizontal longlines. This circuit prevents undefined floating levels. However, it is overridden by any driver.

The buffer enable is an active High 3-state (i.e., an active Low enable), as shown in Table 11.

Three-State Buffer Example

Figure 18 shows how to use the 3-state buffers to implement a multiplexer. The selection is accomplished by the buffer 3-state signal.

Pay particular attention to the polarity of the T pin when using these buffers in a design. Active High 3-state (T) is identical to an active Low output enable, as shown in Table 11.

Table 11: Three-State Buffer Functionality

| IN | Т | OUT |
|----|---|-----|
| X | 1 | Z |
| IN | 0 | IN |




Figure 18: 3-state Buffers Implement a Multiplexer






Figure 23: PWRDWN Pulse Timing

Power-down retains the configuration, but loses all data stored in the device flip-flops. All inputs are interpreted as Low, but the internal combinatorial logic is fully functional. Make sure that the combination of all inputs Low and all flip-flops set or reset in your design will not generate internal oscillations, or create permanent bus contention by activating internal bus drivers with conflicting data onto the same long line.

During configuration, the PWRDWN pin must be High. If the Power Down state is entered before or during configuration, the device will restart configuration once the PWRDWN signal is removed. Note that the configuration pins are affected by Power Down and may not reflect their normal function. If there is an external pull-up resistor on the DONE pin, it will be High during Power Down even if the device is not yet configured. Similarly, if PWRDWN is asserted before configuration is completed, the INIT pin will not indicate status information.

Note that the PWRDWN pin is not part of the Boundary Scan chain. Therefore, the Spartan-XL family has a separate set of BSDL files than the 5V Spartan family. Boundary scan logic is not usable during Power Down.

Configuration and Test

Configuration is the process of loading design-specific programming data into one or more FPGAs to define the functional operation of the internal blocks and their interconnections. This is somewhat like loading the command registers of a programmable peripheral chip. Spartan/XL devices use several hundred bits of configuration data per CLB and its associated interconnects. Each configuration bit defines the state of a static memory cell

that controls either a function look-up table bit, a multiplexer input, or an interconnect pass transistor. The Xilinx development system translates the design into a netlist file. It automatically partitions, places and routes the logic and generates the configuration data in PROM format.

Configuration Mode Control

5V Spartan devices have two configuration modes.

- MODE = 1 sets Slave Serial mode
- MODE = 0 sets Master Serial mode

3V Spartan-XL devices have three configuration modes.

- M1/M0 = 11 sets Slave Serial mode
- M1/M0 = 10 sets Master Serial mode
- M1/M0 = 0X sets Express mode

In addition to these modes, the device can be configured through the Boundary Scan logic (See "Configuration Through the Boundary Scan Pins" on page 37.).

The Mode pins are sampled prior to starting configuration to determine the configuration mode. After configuration, these pin are unused. The Mode pins have a weak pull-up resistor turned on during configuration. With the Mode pins High, Slave Serial mode is selected, which is the most popular configuration mode. Therefore, for the most common configuration mode, the Mode pins can be left unconnected. If the Master Serial mode is desired, the MODE/M0 pin should be connected directly to GND, or through a pull-down resistor of 1 K Ω or less.

During configuration, some of the I/O pins are used temporarily for the configuration process. All pins used during con-



to the DONE pin. User I/Os for each device become active after the DONE pin for that device goes High. (The exact timing is determined by development system options.) Since the DONE pin is open-drain and does not drive a High value, tying the DONE pins of all devices together prevents all devices in the chain from going High until the last device

in the chain has completed its configuration cycle. If the DONE pin of a device is left unconnected, the device becomes active as soon as that device has been configured. Only devices supporting Express mode can be used to form an Express mode daisy chain.




Figure 27: Express Mode Circuit Diagram



to wait after completing the configuration memory clear operation. When \overline{INIT} is no longer held Low externally, the device determines its configuration mode by capturing the state of the Mode pins, and is ready to start the configuration process. A master device waits up to an additional 300 μs to make sure that any slaves in the optional daisy chain have seen that \overline{INIT} is High.

For more details on Configuration, refer to the Xilinx Application Note "FPGA Configuration Guidelines" (XAPP090).

Start-Up

Start-up is the transition from the configuration process to the intended user operation. This transition involves a change from one clock source to another, and a change from interfacing parallel or serial configuration data where most outputs are 3-stated, to normal operation with I/O pins active in the user system. Start-up must make sure that the user logic 'wakes up' gracefully, that the outputs become active without causing contention with the configuration signals, and that the internal flip-flops are released from the Global Set/Reset (GSR) at the right time.

Start-Up Initiation

Two conditions have to be met in order for the start-up sequence to begin:

- The chip's internal memory must be full, and
- The configuration length count must be met, exactly.

In all configuration modes except Express mode, Spartan/XL devices read the expected length count from the bitstream and store it in an internal register. The length count varies according to the number of devices and the composition of the daisy chain. Each device also counts the number of CCLKs during configuration.

In Express mode, there is no length count. The start-up sequence for each device begins when the device has received its quota of configuration data. Wiring the DONE pins of several devices together delays start-up of all devices until all are fully configured.

Start-Up Events

The device can be programmed to control three start-up events.

- The release of the open-drain DONE output
- The termination of the Global Three-State and the change of configuration-related pins to the user function, activating all IOBs.
- The termination of the Global Set/Reset initialization of all CLB and IOB storage elements.

Figure 31 describes start-up timing in detail. The three events — DONE going High, the internal GSR being de-activated, and the user I/O going active — can all occur in any arbitrary sequence. This relative timing is selected by options in the bitstream generation software. Heavy lines in Figure 31 show the default timing. The thin lines indicate all other possible timing options. The start-up logic must be clocked until the "F" (Finished) state is reached.

The default option, and the most practical one, is for DONE to go High first, disconnecting the configuration data source and avoiding any contention when the I/Os become active one clock later. GSR is then released another clock period later to make sure that user operation starts from stable internal conditions. This is the most common sequence, shown with heavy lines in Figure 31, but the designer can modify it to meet particular requirements.

Start-Up Clock

Normally, the start-up sequence is controlled by the internal device oscillator (CCLK), which is asynchronous to the system clock. As a configuration option, they can be triggered by an on-chip user net called UCLK. This user net can be accessed by placing the STARTUP library symbol, and the start-up modes are known as UCLK_NOSYNC or UCLK_SYNC. This allows the device to wake up in synchronism with the user system.

DONE Pin

Note that DONE is an open-drain output and does not go High unless an internal pull-up is activated or an external pull-up is attached. The internal pull-up is activated as the default by the bitstream generation software.

The DONE pin can also be wire-ANDed with DONE pins of other FPGAs or with other external signals, and can then be used as input to the start-up control logic. This is called "Start-up Timing Synchronous to Done In" and is selected by either CCLK_SYNC or UCLK_SYNC. When DONE is not used as an input, the operation is called "Start-up Timing Not Synchronous to DONE In," and is selected by either CCLK_NOSYNC or UCLK_NOSYNC. Express mode configuration always uses either CCLK_SYNC or UCLK_SYNC timing, while the other configuration modes can use any of the four timing sequences.

When the UCLK_SYNC option is enabled, the user can externally hold the open-drain DONE output Low, and thus stall all further progress in the start-up sequence until DONE is released and has gone High. This option can be used to force synchronization of several FPGAs to a common user clock, or to guarantee that all devices are successfully configured before any I/Os go active.



Readback

The user can read back the content of configuration memory and the level of certain internal nodes without interfering with the normal operation of the device.

Readback not only reports the downloaded configuration bits, but can also include the present state of the device, represented by the content of all flip-flops and latches in CLBs and IOBs, as well as the content of function generators used as RAMs.

Although readback can be performed while the device is operating, for best results and to freeze a known capture state, it is recommended that the clock inputs be stopped until readback is complete.

Readback of Spartan-XL family Express mode bitstreams results in data that does not resemble the original bitstream, because the bitstream format differs from other modes.

Spartan/XL FPGA Readback does not use any dedicated pins, but uses four internal nets (RDBK.TRIG, RDBK.DATA, RDBK.RIP and RDBK.CLK) that can be routed to any IOB. To access the internal Readback signals, instantiate the READBACK library symbol and attach the appropriate pad symbols, as shown in Figure 32.

After Readback has been initiated by a Low-to-High transition on RDBK.TRIG, the RDBK.RIP (Read In Progress) output goes High on the next rising edge of RDBK.CLK. Subsequent rising edges of this clock shift out Readback data on the RDBK.DATA net.

Readback data does not include the preamble, but starts with five dummy bits (all High) followed by the Start bit (Low)

of the first frame. The first two data bits of the first frame are always High.

Each frame ends with four error check bits. They are read back as High. The last seven bits of the last frame are also read back as High. An additional Start bit (Low) and an 11-bit Cyclic Redundancy Check (CRC) signature follow, before RDBK.RIP returns Low.

Readback Options

Readback options are: Readback Capture, Readback Abort, and Clock Select. They are set with the bitstream generation software.

Readback Capture

When the Readback Capture option is selected, the data stream includes sampled values of CLB and IOB signals. The rising edge of RDBK.TRIG latches the inverted values of the four CLB outputs, the IOB output flip-flops and the input signals I1 and I2. Note that while the bits describing configuration (interconnect, function generators, and RAM content) are *not* inverted, the CLB and IOB output signals *are* inverted. RDBK.TRIG is located in the lower-left corner of the device.

When the Readback Capture option is not selected, the values of the capture bits reflect the configuration data originally written to those memory locations. If the RAM capability of the CLBs is used, RAM data are available in Readback, since they directly overwrite the F and G function-table configuration of the CLB.




Figure 32: Readback Example



Spartan Family Detailed Specifications

Definition of Terms

In the following tables, some specifications may be designated as Advance or Preliminary. These terms are defined as follows:

Advance: Initial estimates based on simulation and/or extrapolation from other speed grades, devices, or families. Values are subject to change. Use as estimates, not for production.

Preliminary: Based on preliminary characterization. Further changes are not expected.

Unmarked: Specifications not identified as either Advance or Preliminary are to be considered Final.

Notwithstanding the definition of the above terms, all specifications are subject to change without notice.

Except for pin-to-pin input and output parameters, the AC parameter delay specifications included in this document are derived from measuring internal test patterns. All specifications are representative of worst-case supply voltage and junction temperature conditions. The parameters included are common to popular designs and typical applications.

Spartan Family Absolute Maximum Ratings(1)

| Symbol | Description | Value | Units | |
|------------------|--|------------------------------|------------------------------|----|
| V _{CC} | Supply voltage relative to GND | -0.5 to +7.0 | V | |
| V _{IN} | Input voltage relative to GND ^(2,3) | -0.5 to V _{CC} +0.5 | V | |
| V _{TS} | Voltage applied to 3-state output ^(2,3) | | -0.5 to V _{CC} +0.5 | V |
| T _{STG} | Storage temperature (ambient) | | -65 to +150 | °C |
| T _J | unction temperature Plastic packages | | +125 | °C |

Notes:

- Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress
 ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions
 is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.
- 2. Maximum DC overshoot (above V_{CC}) or undershoot (below GND) must be limited to either 0.5V or 10 mA, whichever is easier to achieve.
- 3. Maximum AC (during transitions) conditions are as follows; the device pins may undershoot to -2.0V or overshoot to +7.0V, provided this overshoot or undershoot lasts no more than 11 ns with a forcing current no greater than 100 mA.
- 4. For soldering guidelines, see the Package Information on the Xilinx website.

Spartan Family Recommended Operating Conditions

| Symbol | Description | Min | Max | Units | |
|-----------------|---|-------------|------|----------|----------|
| V _{CC} | Supply voltage relative to GND, T _J = 0°C to +85°C | Commercial | 4.75 | 5.25 | V |
| | Supply voltage relative to GND, $T_J = -40^{\circ}\text{C}$ to $+100^{\circ}\text{C}^{(1)}$ | Industrial | 4.5 | 5.5 | V |
| V _{IH} | High-level input voltage ⁽²⁾ | TTL inputs | 2.0 | V_{CC} | V |
| | | CMOS inputs | 70% | 100% | V_{CC} |
| V _{IL} | Low-level input voltage ⁽²⁾ | TTL inputs | 0 | 8.0 | V |
| | | CMOS inputs | 0 | 20% | V_{CC} |
| T _{IN} | Input signal transition time | 1 | - | 250 | ns |

Notes:

- At junction temperatures above those listed as Recommended Operating Conditions, all delay parameters increase by 0.35% per °C.
- 2. Input and output measurement thresholds are: 1.5V for TTL and 2.5V for CMOS.



Spartan-XL Family DC Characteristics Over Operating Conditions

| Symbol | Description | Min | Тур. | Max | Units | |
|-------------------|---|---|---------------------|-----|---------------------|----|
| V _{OH} | High-level output voltage @ $I_{OH} = -4.0 \text{ mA}, V_{C}$ | _C min (LVTTL) | 2.4 | - | - | V |
| | High-level output voltage @ $I_{OH} = -500 \mu A$, (LV | (CMOS) | 90% V _{CC} | - | - | V |
| V _{OL} | Low-level output voltage @ I _{OL} = 12.0 mA, V _{CO} | ; min (LVTTL) ⁽¹⁾ | - | - | 0.4 | V |
| | Low-level output voltage @ I _{OL} = 24.0 mA, V _{CO} | ; min (LVTTL) ⁽²⁾ | - | - | 0.4 | V |
| | Low-level output voltage @ I _{OL} = 1500 μA, (LV | CMOS) | - | - | 10% V _{CC} | V |
| V _{DR} | Data retention supply voltage (below which cormay be lost) | tion supply voltage (below which configuration data | | - | - | V |
| I _{CCO} | Quiescent FPGA supply current ^(3,4) | Commercial | - | 0.1 | 2.5 | mA |
| | | Industrial | - | 0.1 | 5 | mA |
| I _{CCPD} | Power Down FPGA supply current ^(3,5) | Commercial | - | 0.1 | 2.5 | mA |
| | | Industrial | - | 0.1 | 5 | mA |
| IL | Input or output leakage current | 1 | -10 | - | 10 | μΑ |
| C _{IN} | Input capacitance (sample tested) | | - | - | 10 | pF |
| I _{RPU} | Pad pull-up (when selected) @ V _{IN} = 0V (sample tested) | | 0.02 | - | 0.25 | mA |
| I _{RPD} | Pad pull-down (when selected) @ V _{IN} = 3.3V (s | sample tested) | 0.02 | - | - | mA |

Notes:

- With up to 64 pins simultaneously sinking 12 mA (default mode).
- 2. With up to 64 pins simultaneously sinking 24 mA (with 24 mA option selected).
- 3. With 5V tolerance not selected, no internal oscillators, and the FPGA configured with the Tie option.
- With no output current loads, no active input resistors, and all package pins at V_{CC} or GND.
- 5. With PWRDWN active.

Supply Current Requirements During Power-On

Spartan-XL FPGAs require that a minimum supply current I_{CCPO} be provided to the V_{CC} lines for a successful power on. If more current is available, the FPGA can consume more than I_{CCPO} min., though this cannot adversely affect reliability.

A maximum limit for I_{CCPO} is not specified. Be careful when using foldback/crowbar supplies and fuses. It is possible to control the magnitude of I_{CCPO} by limiting the supply current available to the FPGA. A current limit below the trip level will avoid inadvertently activating over-current protection circuits.

| Symbol | Description | Min | Max | Units |
|-------------------|---|-----|-----|-------|
| I _{CCPO} | Total V _{CC} supply current required during power-on | 100 | - | mA |
| T _{CCPO} | V _{CC} ramp time ^(2,3) | - | 50 | ms |

Notes:

- 1. The I_{CCPO} requirement applies for a brief time (commonly only a few milliseconds) when V_{CC} ramps from 0 to 3.3V.
- 2. The ramp time is measured from GND to V_{CC} max on a fully loaded board.
- V_{CC} must not dip in the negative direction during power on.



Spartan-XL Family CLB RAM Synchronous (Edge-Triggered) Write Operation Guidelines

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE

in the Xilinx Development System) and back-annotated to the simulation netlist. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all Spartan-XL devices and are expressed in nanoseconds unless otherwise noted.

| | | | | Speed | l Grade | | |
|-------------------|---|---------------------|-----|-------|---------|-----|-------|
| | | | • | -5 | - | -4 | _ |
| Symbol | Single Port RAM | Size ⁽¹⁾ | Min | Max | Min | Max | Units |
| Write Ope | ration | | | | | | |
| T _{WCS} | Address write cycle time (clock K period) | 16x2 | 7.7 | - | 8.4 | - | ns |
| T _{WCTS} | | 32x1 | 7.7 | - | 8.4 | - | ns |
| T _{WPS} | Clock K pulse width (active edge) | 16x2 | 3.1 | - | 3.6 | - | ns |
| T _{WPTS} | | 32x1 | 3.1 | - | 3.6 | - | ns |
| T _{ASS} | Address setup time before clock K | 16x2 | 1.3 | - | 1.5 | - | ns |
| T _{ASTS} | | 32x1 | 1.5 | - | 1.7 | - | ns |
| T _{DSS} | DIN setup time before clock K | 16x2 | 1.5 | - | 1.7 | - | ns |
| T _{DSTS} | | 32x1 | 1.8 | - | 2.1 | - | ns |
| T _{WSS} | WE setup time before clock K | 16x2 | 1.4 | - | 1.6 | - | ns |
| T _{WSTS} | | 32x1 | 1.3 | - | 1.5 | - | ns |
| | All hold times after clock K | 16x2 | 0.0 | - | 0.0 | - | ns |
| T _{WOS} | Data valid after clock K | 32x1 | - | 4.5 | - | 5.3 | ns |
| T _{WOTS} | | 16x2 | - | 5.4 | - | 6.3 | ns |
| Read Ope | ration | • | 11 | 1 | | | 11 |
| T _{RC} | Address read cycle time | 16x2 | 2.6 | - | 3.1 | - | ns |
| T _{RCT} | | 32x1 | 3.8 | - | 5.5 | - | ns |
| T _{ILO} | Data Valid after address change (no Write | 16x2 | - | 1.0 | - | 1.1 | ns |
| T _{IHO} | Enable) | 32x1 | - | 1.7 | - | 2.0 | ns |
| T _{ICK} | Address setup time before clock K | 16x2 | 0.6 | - | 0.7 | - | ns |
| T _{IHCK} | | 32x1 | 1.3 | - | 1.6 | - | ns |
| Notes: | | | | | | | |

Notes:

56

^{1.} Timing for 16 x 1 RAM option is identical to 16 x 2 RAM timing.



Spartan-XL Family CLB RAM Synchronous (Edge-Triggered) Write Operation Guidelines (cont.)

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE

in the Xilinx Development System) and back-annotated to the simulation netlist. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all Spartan-XL devices and are expressed in nanoseconds unless otherwise noted.

| | | | - | 5 | -4 | | | |
|-------------------|---|------|-----|-----|-----|-----|-------|--|
| Symbol | Dual Port RAM | Size | Min | Max | Min | Max | Units | |
| Write Operat | Write Operation ⁽¹⁾ | | | | | | | |
| T _{WCDS} | Address write cycle time (clock K period) | 16x1 | 7.7 | - | 8.4 | - | ns | |
| T _{WPDS} | Clock K pulse width (active edge) | 16x1 | 3.1 | - | 3.6 | - | ns | |
| T _{ASDS} | Address setup time before clock K | 16x1 | 1.3 | - | 1.5 | - | ns | |
| T _{DSDS} | DIN setup time before clock K | 16x1 | 1.7 | - | 2.0 | - | ns | |
| T _{WSDS} | WE setup time before clock K | 16x1 | 1.4 | - | 1.6 | - | ns | |
| | All hold times after clock K | 16x1 | 0 | - | 0 | - | ns | |
| T _{WODS} | Data valid after clock K | 16x1 | - | 5.2 | - | 6.1 | ns | |


Dual Port

Notes:

Single Port

Spartan-XL Family CLB RAM Synchronous (Edge-Triggered) Write Timing

WCLK (K) T_{WHS} T_{WSS} WE $\mathsf{T}_{\mathsf{DHS}}$ T_{DSS} DATA IN T_{ASS} TAHS **ADDRESS** TILO T_{ILO} $\mathsf{T}_{\mathsf{WOS}}$ **DATA OUT** OLD NEW



DS060_34_011300

^{1.} Read Operation timing for 16 x 1 dual-port RAM option is identical to 16 x 2 single-port RAM timing



Spartan-XL Family Pin-to-Pin Input Parameter Guidelines

All devices are 100% functionally tested. Pin-to-pin timing parameters are derived from measuring external and internal test patterns and are guaranteed over worst-case oper-

ating conditions (supply voltage and junction temperature). Listed below are representative values for typical pin locations and normal clock loading.

Spartan-XL Family Setup and Hold

| | | | Speed | | |
|-----------------------------------|--------------------------------------|---------|---------|---------|-------|
| | | | -5 | -4 | |
| Symbol | Description | Device | Max | Max | Units |
| Input Setup/H | old Times Using Global Clock and IFF | | | | |
| T _{SUF} /T _{HF} | No Delay | XCS05XL | 1.1/2.0 | 1.6/2.6 | ns |
| | | XCS10XL | 1.0/2.2 | 1.5/2.8 | ns |
| | | XCS20XL | 0.9/2.4 | 1.4/3.0 | ns |
| | | XCS30XL | 0.8/2.6 | 1.3/3.2 | ns |
| | | XCS40XL | 0.7/2.8 | 1.2/3.4 | ns |
| T _{SU} /T _H | Full Delay | XCS05XL | 3.9/0.0 | 5.1/0.0 | ns |
| | | XCS10XL | 4.1/0.0 | 5.3/0.0 | ns |
| | | XCS20XL | 4.3/0.0 | 5.5/0.0 | ns |
| | | XCS30XL | 4.5/0.0 | 5.7/0.0 | ns |
| | | XCS40XL | 4.7/0.0 | 5.9/0.0 | ns |

Notes:

- 1. IFF = Input Flip-Flop or Latch
- 2. Setup time is measured with the fastest route and the lightest load. Hold time is measured using the furthest distance and a reference load of one clock pin per IOB/CLB.

Capacitive Load Factor

Figure 35 shows the relationship between I/O output delay and load capacitance. It allows a user to adjust the specified output delay if the load capacitance is different than 50 pF. For example, if the actual load capacitance is 120 pF, add 2.5 ns to the specified delay. If the load capacitance is 20 pF, subtract 0.8 ns from the specified output delay. Figure 35 is usable over the specified operating conditions of voltage and temperature and is independent of the output slew rate control.




Figure 35: Delay Factor at Various Capacitive Loads



Spartan-XL Family IOB Output Switching Characteristic Guidelines

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to

the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values are expressed in nanoseconds unless otherwise noted.

| | | | | Speed | Grade | | |
|--------------------|---|----------------|------|-------|-------|------|-------|
| | | | - | 5 | | 4 | |
| Symbol | Description | Device Min Max | | | | Max | Units |
| Propagation | Delays | | | | | | |
| T _{OKPOF} | Clock (OK) to Pad, fast | All devices | - | 3.2 | - | 3.7 | ns |
| T _{OPF} | Output (O) to Pad, fast | All devices | - | 2.5 | - | 2.9 | ns |
| T _{TSHZ} | 3-state to Pad High-Z (slew-rate independent) | All devices | - | 2.8 | - | 3.3 | ns |
| T _{TSONF} | 3-state to Pad active and valid, fast | All devices | - | 2.6 | - | 3.0 | ns |
| T _{OFPF} | Output (O) to Pad via Output MUX, fast | All devices | - | 3.7 | - | 4.4 | ns |
| T _{OKFPF} | Select (OK) to Pad via Output MUX, fast | All devices | - | 3.3 | - | 3.9 | ns |
| T _{SLOW} | For Output SLOW option add | All devices | - | 1.5 | - | 1.7 | ns |
| Setup and H | old Times | | , | | | | |
| T _{OOK} | Output (O) to clock (OK) setup time | All devices | 0.5 | - | 0.5 | - | ns |
| T _{OKO} | Output (O) to clock (OK) hold time | All devices | 0.0 | - | 0.0 | - | ns |
| T _{ECOK} | Clock Enable (EC) to clock (OK) setup time | All devices | 0.0 | - | 0.0 | - | ns |
| T _{OKEC} | Clock Enable (EC) to clock (OK) hold time | All devices | 0.1 | - | 0.2 | - | ns |
| Global Set/R | eset | | | | | | |
| T_{MRW} | Minimum GSR pulse width | All devices | 10.5 | - | 11.5 | - | ns |
| T _{RPO} | Delay from GSR input to any Pad | XCS05XL | - | 11.9 | - | 14.0 | ns |
| | | XCS10XL | - | 12.4 | - | 14.5 | ns |
| | | XCS20XL | - | 12.9 | - | 15.0 | ns |
| | | XCS30XL | - | 13.9 | - | 16.0 | ns |
| | | XCS40XL | - | 14.9 | - | 17.0 | ns |

Notes:

^{1.} Output timing is measured at \sim 50% V_{CC} threshold, with 50 pF external capacitive loads including test fixture. Slew-rate limited output rise/fall times are approximately two times longer than fast output rise/fall times.

^{2.} Voltage levels of unused pads, bonded or unbonded, must be valid logic levels. Each can be configured with the internal pull-up (default) or pull-down resistor, or configured as a driven output, or can be driven from an external source.



Table 18: Pin Descriptions (Continued)

| Pin Name | I/O During Config. | I/O After Config. | Pin Description |
|-------------------------------|--------------------------|-----------------------|---|
| PWRDWN | I | I | PWRDWN is an active Low input that forces the FPGA into the Power Down state and reduces power consumption. When PWRDWN is Low, the FPGA disables all I/O and initializes all flip-flops. All inputs are interpreted as Low independent of their actual level. VCC must be maintained, and the configuration data is maintained. PWRDWN halts configuration if asserted before or during configuration, and re-starts configuration when removed. When PWRDWN returns High, the FPGA becomes operational by first enabling the inputs and flip-flops and then enabling the outputs. PWRDWN has a default internal pull-up resistor. |
| User I/O Pins | ı | ave Special | Functions |
| TDO | Ο | 0 | If boundary scan is used, this pin is the Test Data Output. If boundary scan is not used, this pin is a 3-state output without a register, after configuration is completed. |
| | | | To use this pin, place the library component TDO instead of the usual pad symbol. An output buffer must still be used. |
| TDI, TCK, TMS | I | I/O or I (JTAG) | If boundary scan is used, these pins are Test Data In, Test Clock, and Test Mode Select inputs respectively. They come directly from the pads, bypassing the IOBs. These pins can also be used as inputs to the CLB logic after configuration is completed. |
| | | | If the BSCAN symbol is not placed in the design, all boundary scan functions are inhibited once configuration is completed, and these pins become user-programmable I/O. In this case, they must be called out by special library elements. To use these pins, place the library components TDI, TCK, and TMS instead of the usual pad symbols. Input or output buffers must still be used. |
| HDC | 0 | I/O | High During Configuration (HDC) is driven High until the I/O go active. It is available as a control output indicating that configuration is not yet completed. After configuration, HDC is a user-programmable I/O pin. |
| LDC | 0 | I/O | Low During Configuration (\overline{LDC}) is driven Low until the I/O go active. It is available as a control output indicating that configuration is not yet completed. After configuration, \overline{LDC} is a user-programmable I/O pin. |
| ĪNIT | I/O | I/O | Before and during configuration, $\overline{\text{INIT}}$ is a bidirectional signal. A 1 k Ω to 10 k Ω external pull-up resistor is recommended. |
| | | | As an active Low open-drain output, $\overline{\text{INIT}}$ is held Low during the power stabilization and internal clearing of the configuration memory. As an active Low input, it can be used to hold the FPGA in the internal WAIT state before the start of configuration. Master mode devices stay in a WAIT state an additional 30 to 300 μ s after $\overline{\text{INIT}}$ has gone High. |
| | | | During configuration, a Low on this output indicates that a configuration data error has occurred. After the I/O go active, \overline{INIT} is a user-programmable I/O pin. |
| PGCK1 - PGCK4 (Spartan) | Weak Pull-up | I or I/O | Four Primary Global inputs each drive a dedicated internal global net with short delay and minimal skew. If not used to drive a global buffer, any of these pins is a user-programmable I/O. |
| | | | The PGCK1-PGCK4 pins drive the four Primary Global Buffers. Any input pad symbol connected directly to the input of a BUFGP symbol is automatically placed on one of these pins. |



Table 18: Pin Descriptions (Continued)

| | I/O | | |
|--------------------------------|-------------------------------------|----------------------|--|
| Pin Name | During Config. | I/O After Config. | Pin Description |
| SGCK1 - SGCK4 (Spartan) | Weak Pull-up (except SGCK4 | I or I/O | Four Secondary Global inputs each drive a dedicated internal global net with short delay and minimal skew. These internal global nets can also be driven from internal logic. If not used to drive a global net, any of these pins is a user-programmable I/O pin. |
| | is DOUT) | | The SGCK1-SGCK4 pins provide the shortest path to the four Secondary Global Buffers. Any input pad symbol connected directly to the input of a BUFGS symbol is automatically placed on one of these pins. |
| GCK1 - GCK8 (Spartan-XL) | Weak Pull-up (except | I or I/O | Eight Global inputs each drive a dedicated internal global net with short delay and minimal skew. These internal global nets can also be driven from internal logic. If not used to drive a global net, any of these pins is a user-programmable I/O pin. |
| | GCK6 is DOUT) | | The GCK1-GCK8 pins provide the shortest path to the eight Global Low-Skew Buffers. Any input pad symbol connected directly to the input of a BUFGLS symbol is automatically placed on one of these pins. |
| CS1 (Spartan-XL) | I | I/O | During Express configuration, CS1 is used as a serial-enable signal for daisy-chaining. |
| D0-D7 (Spartan-XL) | I | I/O | During Express configuration, these eight input pins receive configuration data. After configuration, they are user-programmable I/O pins. |
| DIN | I | I/O | During Slave Serial or Master Serial configuration, DIN is the serial configuration data input receiving data on the rising edge of CCLK. After configuration, DIN is a user-programmable I/O pin. |
| DOUT | 0 | I/O | During Slave Serial or Master Serial configuration, DOUT is the serial configuration data output that can drive the DIN of daisy-chained slave FPGAs. DOUT data changes on the falling edge of CCLK, one-and-a-half CCLK periods after it was received at the DIN input. |
| | | | In Spartan-XL family Express mode, DOUT is the status output that can drive the CS1 of daisy-chained FPGAs, to enable and disable downstream devices. |
| | | | After configuration, DOUT is a user-programmable I/O pin. |
| Unrestricted L | Jser-Progra | mmable I/O | Pins |
| I/O | Weak Pull-up | I/O | These pins can be configured to be input and/or output after configuration is completed. Before configuration is completed, these pins have an internal high-value pull-up resistor network that defines the logic level as High. |



XCS20 and XCS20XL Device Pinouts

| XCS20/XL Pad Name | VQ100 | CS144 ^(2,4) | TQ144 | PQ208 | Bndry Scan |
|--|-------|------------------------|-------|-------|--------------------|
| I/O | - | F4 | P13 | P21 | 170 |
| I/O | P8 | F3 | P14 | P22 | 173 |
| I/O | P9 | F2 | P15 | P23 | 176 |
| I/O | P10 | F1 | P16 | P24 | 179 |
| GND | P11 | G2 | P17 | P25 | - |
| VCC | P12 | G1 | P18 | P26 | - |
| I/O | P13 | G3 | P19 | P27 | 182 |
| I/O | P14 | G4 | P20 | P28 | 185 |
| I/O | P15 | H1 | P21 | P29 | 188 |
| I/O | - | H2 | P22 | P30 | 191 |
| I/O | - | - | - | P31 | 194 |
| I/O | - | - | - | P32 | 197 |
| VCC ⁽²⁾ | - | - | - | P33 | - |
| I/O | P16 | H3 | P23 | P34 | 200 |
| I/O | P17 | H4 | P24 | P35 | 203 |
| I/O | - | J1 | P25 | P36 | 206 |
| I/O | - | J2 | P26 | P37 | 209 |
| GND | - | J3 | P27 | P38 | - |
| I/O | - | - | - | P40 | 212 |
| I/O | - | - | - | P41 | 215 |
| I/O | - | - | - | P42 | 218 |
| I/O | - | - | - | P43 | 221 |
| I/O | P18 | J4 | P28 | P44 | 224 |
| I/O | P19 | K1 | P29 | P45 | 227 |
| I/O | - | K2 | P30 | P46 | 230 |
| I/O | - | K3 | P31 | P47 | 233 |
| I/O | P20 | L1 | P32 | P48 | 236 |
| I/O, SGCK2 ⁽¹⁾ , GCK2 ⁽²⁾ | P21 | L2 | P33 | P49 | 239 |
| Not Connected ⁽¹⁾ M1 ⁽²⁾ | P22 | L3 | P34 | P50 | 242 |
| GND | P23 | M1 | P35 | P51 | - |
| MODE ⁽¹⁾ , M0 ⁽²⁾ | P24 | M2 | P36 | P52 | 245 |
| VCC | P25 | N1 | P37 | P53 | - |
| Not Connected ⁽¹⁾ PWRDWN ⁽²⁾ | P26 | N2 | P38 | P54 | 246 (1) |
| I/O, PGCK2 ⁽¹⁾ , GCK3 ⁽²⁾ | P27 | M3 | P39 | P55 | 247 (3) |
| I/O (HDC) | P28 | N3 | P40 | P56 | 250 ⁽³⁾ |
| I/O | - | K4 | P41 | P57 | 253 ⁽³⁾ |
| I/O | - | L4 | P42 | P58 | 256 ⁽³⁾ |
| I/O | P29 | M4 | P43 | P59 | 259 ⁽³⁾ |

XCS20 and XCS20XL Device Pinouts

| XCS20/XL | | ONE DCV | | | Bndry |
|---|-------|------------------------|-------|-------|--------------------|
| Pad Name | VQ100 | CS144 ^(2,4) | TQ144 | PQ208 | Scan |
| I/O (LDC) | P30 | N4 | P44 | P60 | 262 ⁽³⁾ |
| I/O | - | - | - | P61 | 265 ⁽³⁾ |
| I/O | - | - | - | P62 | 268 ⁽³⁾ |
| I/O | - | - | - | P63 | 271 ⁽³⁾ |
| I/O | - | - | - | P64 | 274 ⁽³⁾ |
| GND | - | K5 | P45 | P66 | - |
| I/O | - | L5 | P46 | P67 | 277 (3) |
| I/O | - | M5 | P47 | P68 | 280 (3) |
| I/O | P31 | N5 | P48 | P69 | 283 ⁽³⁾ |
| I/O | P32 | K6 | P49 | P70 | 286 ⁽³⁾ |
| VCC ⁽²⁾ | - | - | - | P71 | - |
| I/O | - | - | - | P72 | 289 ⁽³⁾ |
| I/O | - | - | - | P73 | 292 ⁽³⁾ |
| I/O | P33 | L6 | P50 | P74 | 295 ⁽³⁾ |
| I/O | P34 | M6 | P51 | P75 | 298 ⁽³⁾ |
| I/O | P35 | N6 | P52 | P76 | 301 ⁽³⁾ |
| I/O (INIT) | P36 | M7 | P53 | P77 | 304 ⁽³⁾ |
| VCC | P37 | N7 | P54 | P78 | - |
| GND | P38 | L7 | P55 | P79 | - |
| I/O | P39 | K7 | P56 | P80 | 307 ⁽³⁾ |
| I/O | P40 | N8 | P57 | P81 | 310 ⁽³⁾ |
| I/O | P41 | M8 | P58 | P82 | 313 ⁽³⁾ |
| I/O | P42 | L8 | P59 | P83 | 316 ⁽³⁾ |
| I/O | - | - | - | P84 | 319 ⁽³⁾ |
| I/O | - | - | - | P85 | 322 (3) |
| VCC ⁽²⁾ | - | - | - | P86 | - |
| I/O | P43 | K8 | P60 | P87 | 325 ⁽³⁾ |
| I/O | P44 | N9 | P61 | P88 | 328 (3) |
| I/O | - | M9 | P62 | P89 | 331 ⁽³⁾ |
| I/O | - | L9 | P63 | P90 | 334 ⁽³⁾ |
| GND | - | K9 | P64 | P91 | - |
| I/O | - | - | - | P93 | 337 ⁽³⁾ |
| I/O | - | - | 1 | P94 | 340 ⁽³⁾ |
| I/O | - | - | ı | P95 | 343 ⁽³⁾ |
| I/O | - | - | ı | P96 | 346 ⁽³⁾ |
| I/O | P45 | N10 | P65 | P97 | 349 ⁽³⁾ |
| I/O | P46 | M10 | P66 | P98 | 352 ⁽³⁾ |
| I/O | - | L10 | P67 | P99 | 355 ⁽³⁾ |
| I/O | - | N11 | P68 | P100 | 358 ⁽³⁾ |
| I/O | P47 | M11 | P69 | P101 | 361 ⁽³⁾ |
| I/O, SGCK3 ⁽¹⁾ , GCK4 ⁽²⁾ | P48 | L11 | P70 | P102 | 364 ⁽³⁾ |
| GND | P49 | N12 | P71 | P103 | - |
| DONE | P50 | M12 | P72 | P104 | - |
| VCC | P51 | N13 | P73 | P105 | - |
| | | | | | |



XCS20 and XCS20XL Device Pinouts

| ACS20 and ACS20XL Device Pinouts | | | | | | | | |
|---|----------|------------------------|-------|-------|--------------------|--|--|--|
| XCS20/XL Pad Name | VQ100 | CS144 ^(2,4) | TQ144 | PQ208 | Bndry Scan | | | |
| PROGRAM | P52 | M13 | P74 | P106 | - | | | |
| I/O (D7 ⁽²⁾) | P53 | L12 | P75 | P107 | 367 ⁽³⁾ | | | |
| I/O, | P54 | L13 | P76 | P108 | 370 ⁽³⁾ | | | |
| PGCK3 ⁽¹⁾ , GCK5 ⁽²⁾ | | | | | | | | |
| I/O | | K10 | P77 | P109 | 373 ⁽³⁾ | | | |
| 1/0 | - | K10 | P77 | P109 | 373 ⁽³⁾ | | | |
| I/O (D6 ⁽²⁾) | - P55 | K11 | P79 | P110 | 379 ⁽³⁾ | | | |
| I/O (D6(=/) | | K12 | | P112 | 382 (3) | | | |
| | P56 | NIS | P80 | | 385 (3) | | | |
| 1/0 | - | - | - | P114 | | | | |
| 1/0 | - | - | - | P115 | 388 (3) | | | |
| 1/0 | - | - | - | P116 | 391 ⁽³⁾ | | | |
| I/O | - | - | - | P117 | 394 ⁽³⁾ | | | |
| GND | - | J10 | P81 | P118 | - (2) | | | |
| I/O | - | J11 | P82 | P119 | 397 ⁽³⁾ | | | |
| I/O | - | J12 | P83 | P120 | 400 (3) | | | |
| VCC ⁽²⁾ | - | - | - | P121 | - (0) | | | |
| I/O (D5 ⁽²⁾) | P57 | J13 | P84 | P122 | 403 (3) | | | |
| I/O | P58 | H10 | P85 | P123 | 406 ⁽³⁾ | | | |
| I/O | - | - | - | P124 | 409 (3) | | | |
| I/O | - | - | - | P125 | 412 ⁽³⁾ | | | |
| I/O | P59 | H11 | P86 | P126 | 415 ⁽³⁾ | | | |
| I/O | P60 | H12 | P87 | P127 | 418 ⁽³⁾ | | | |
| I/O (D4 ⁽²⁾) | P61 | H13 | P88 | P128 | 421 ⁽³⁾ | | | |
| I/O | P62 | G12 | P89 | P129 | 424 ⁽³⁾ | | | |
| VCC | P63 | G13 | P90 | P130 | - | | | |
| GND | P64 | G11 | P91 | P131 | - | | | |
| I/O (D3 ⁽²⁾) | P65 | G10 | P92 | P132 | 427 ⁽³⁾ | | | |
| I/O | P66 | F13 | P93 | P133 | 430 ⁽³⁾ | | | |
| I/O | P67 | F12 | P94 | P134 | 433 ⁽³⁾ | | | |
| I/O | - | F11 | P95 | P135 | 436 ⁽³⁾ | | | |
| I/O | - | - | - | P136 | 439 ⁽³⁾ | | | |
| I/O | - | - | - | P137 | 442 (3) | | | |
| I/O (D2 ⁽²⁾) | P68 | F10 | P96 | P138 | 445 ⁽³⁾ | | | |
| I/O | P69 | E13 | P97 | P139 | 448 ⁽³⁾ | | | |
| VCC ⁽²⁾ | - | - | - | P140 | - | | | |
| I/O | _ | E12 | P98 | P141 | 451 ⁽³⁾ | | | |
| I/O | _ | E11 | P99 | P142 | 454 ⁽³⁾ | | | |
| GND | - | E10 | P100 | P143 | - | | | |
| I/O | - | - | - | P145 | 457 ⁽³⁾ | | | |
| I/O | - | - | - | P146 | 460 ⁽³⁾ | | | |
| I/O | - | - | - | P147 | 463 ⁽³⁾ | | | |
| I/O | - | - | - | P148 | 466 ⁽³⁾ | | | |
| I/O (D1 ⁽²⁾) | P70 | D13 | P101 | P149 | 469 ⁽³⁾ | | | |
| I/O | P71 | D12 | P102 | P150 | 472 ⁽³⁾ | | | |
| I/O | - | D11 | P103 | P151 | 475 ⁽³⁾ | | | |

XCS20 and XCS20XL Device Pinouts

| XCS20/XL Pad Name | VQ100 | CS144 ^(2,4) | TQ144 | PQ208 | Bndry Scan |
|---|-------|------------------------|-------|-------|--------------------|
| I/O | - | C13 | P104 | P152 | 478 ⁽³⁾ |
| I/O (D0 ⁽²⁾ , DIN) | P72 | C12 | P105 | P153 | 481 ⁽³⁾ |
| I/O, SGCK4 ⁽¹⁾ , GCK6 ⁽²⁾ (DOUT) | P73 | C11 | P106 | P154 | 484 ⁽³⁾ |
| CCLK | P74 | B13 | P107 | P155 | - |
| VCC | P75 | B12 | P108 | P156 | - |
| O, TDO | P76 | A13 | P109 | P157 | 0 |
| GND | P77 | A12 | P110 | P158 | - |
| I/O | P78 | B11 | P111 | P159 | 2 |
| I/O, PGCK4 ⁽¹⁾ , GCK7 ⁽²⁾ | P79 | A11 | P112 | P160 | 5 |
| I/O | - | D10 | P113 | P161 | 8 |
| I/O | - | C10 | P114 | P162 | 11 |
| I/O (CS1 ⁽²⁾) | P80 | B10 | P115 | P163 | 14 |
| I/O | P81 | A10 | P116 | P164 | 17 |
| I/O | - | D9 | P117 | P166 | 20 |
| I/O | - | - | - | P167 | 23 |
| I/O | - | - | - | P168 | 26 |
| I/O | - | - | - | P169 | 29 |
| GND | - | C9 | P118 | P170 | - |
| I/O | - | B9 | P119 | P171 | 32 |
| I/O | - | A9 | P120 | P172 | 35 |
| VCC ⁽²⁾ | - | - | - | P173 | - |
| I/O | P82 | D8 | P121 | P174 | 38 |
| I/O | P83 | C8 | P122 | P175 | 41 |
| I/O | - | - | - | P176 | 44 |
| I/O | - | - | - | P177 | 47 |
| I/O | P84 | B8 | P123 | P178 | 50 |
| I/O | P85 | A8 | P124 | P179 | 53 |
| I/O | P86 | B7 | P125 | P180 | 56 |
| I/O | P87 | A7 | P126 | P181 | 59 |
| GND | P88 | C7 | P127 | P182 | - |

2/8/00



XCS30 and XCS30XL Device Pinouts (Continued)

| XCS30/XL Pad Name | VQ100 ⁽⁵⁾ | TQ144 | PQ208 | PQ240 | BG256 ⁽⁵⁾ | CS280 ^(2,5) | Bndry Scan |
|---|----------------------|-------|-------|-------|----------------------|------------------------|--------------------|
| I/O | - | - | P85 | P97 | U12 | T11 | 382 ⁽³⁾ |
| I/O | - | - | - | P99 | V13 | U12 | 385 ⁽³⁾ |
| I/O | - | - | - | P100 | Y14 | T12 | 388 (3) |
| VCC | - | - | P86 | P101 | VCC ⁽⁴⁾ | W13 | - |
| I/O | P43 | P60 | P87 | P102 | Y15 | V13 | 391 ⁽³⁾ |
| I/O | P44 | P61 | P88 | P103 | V14 | U13 | 394 ⁽³⁾ |
| I/O | - | P62 | P89 | P104 | W15 | T13 | 397 ⁽³⁾ |
| I/O | - | P63 | P90 | P105 | Y16 | W14 | 400 (3) |
| GND | - | P64 | P91 | P106 | GND ⁽⁴⁾ | GND ⁽⁴⁾ | - |
| I/O | - | - | - | P107 | V15 | V14 | 403 (3) |
| I/O | - | - | P92 | P108 | W16 | U14 | 406 ⁽³⁾ |
| I/O | - | - | P93 | P109 | Y17 | T14 | 409 (3) |
| I/O | - | - | P94 | P110 | V16 | R14 | 412 (3) |
| I/O | - | - | P95 | P111 | W17 | W15 | 415 ⁽³⁾ |
| I/O | - | - | P96 | P112 | Y18 | U15 | 418 ⁽³⁾ |
| I/O | P45 | P65 | P97 | P113 | U16 | V16 | 421 ⁽³⁾ |
| I/O | P46 | P66 | P98 | P114 | V17 | U16 | 424 (3) |
| I/O | - | P67 | P99 | P115 | W18 | W17 | 427 (3) |
| I/O | - | P68 | P100 | P116 | Y19 | W18 | 430 (3) |
| I/O | P47 | P69 | P101 | P117 | V18 | V17 | 433 (3) |
| I/O, SGCK3 ⁽¹⁾ , GCK4 ⁽²⁾ | P48 | P70 | P102 | P118 | W19 | V18 | 436 ⁽³⁾ |
| GND | P49 | P71 | P103 | P119 | GND ⁽⁴⁾ | GND ⁽⁴⁾ | - |
| DONE | P50 | P72 | P104 | P120 | Y20 | W19 | - |
| VCC | P51 | P73 | P105 | P121 | VCC ⁽⁴⁾ | U17 | - |
| PROGRAM | P52 | P74 | P106 | P122 | V19 | U18 | - |
| I/O (D7 ⁽²⁾) | P53 | P75 | P107 | P123 | U19 | V19 | 439 (3) |
| I/O, PGCK3 ⁽¹⁾ , GCK5 ⁽²⁾ | P54 | P76 | P108 | P124 | U18 | U19 | 442 (3) |
| I/O | - | P77 | P109 | P125 | T17 | T16 | 445 ⁽³⁾ |
| I/O | - | P78 | P110 | P126 | V20 | T17 | 448 (3) |
| I/O | - | - | - | P127 | U20 | T18 | 451 ⁽³⁾ |
| I/O | - | - | P111 | P128 | T18 | T19 | 454 ⁽³⁾ |
| I/O (D6 ⁽²⁾) | P55 | P79 | P112 | P129 | T19 | R16 | 457 ⁽³⁾ |
| I/O | P56 | P80 | P113 | P130 | T20 | R19 | 460 (3) |
| I/O | - | - | P114 | P131 | R18 | P15 | 463 ⁽³⁾ |
| I/O | - | - | P115 | P132 | R19 | P17 | 466 ⁽³⁾ |
| I/O | - | - | P116 | P133 | R20 | P18 | 469 ⁽³⁾ |
| I/O | - | - | P117 | P134 | P18 | P16 | 472 ⁽³⁾ |
| GND | - | P81 | P118 | P135 | GND ⁽⁴⁾ | GND ⁽⁴⁾ | - |
| I/O | - | - | - | P136 | P20 | P19 | 475 ⁽³⁾ |
| I/O | - | - | - | P137 | N18 | N17 | 478 ⁽³⁾ |
| I/O | - | P82 | P119 | P138 | N19 | N18 | 481 ⁽³⁾ |
| I/O | - | P83 | P120 | P139 | N20 | N19 | 484 (3) |
| VCC | - | - | P121 | P140 | VCC ⁽⁴⁾ | N16 | - |
| I/O (D5 ⁽²⁾) | P57 | P84 | P122 | P141 | M17 | M19 | 487 (3) |
| I/O | P58 | P85 | P123 | P142 | M18 | M17 | 490 (3) |



Product Availability

Table 19 shows the packages and speed grades for Spartan/XL devices. Table 20 shows the number of user I/Os available for each device/package combination.

Table 19: Component Availability Chart for Spartan/XL FPGAs

| | Pins | 84 | 100 | 144 | 144 | 208 | 240 | 256 | 280 |
|-----------|------|---------------------|----------------------|----------------------|-----------------|-----------------|-----------------|----------------------|----------------------|
| | Туре | Plastic PLCC | Plastic VQFP | Chip Scale | Plastic TQFP | Plastic PQFP | Plastic PQFP | Plastic BGA | Chip Scale |
| Device | Code | PC84 ⁽³⁾ | VQ100 ⁽³⁾ | CS144 ⁽³⁾ | TQ144 | PQ208 | PQ240 | BG256 ⁽³⁾ | CS280 ⁽³⁾ |
| XCS05 | -3 | C(3) | C, I | - | - | - | - | - | - |
| AC303 | -4 | C(3) | С | - | - | - | - | - | - |
| XCS10 | -3 | C(3) | C, I | - | С | - | - | - | - |
| AUS10 - | -4 | C(3) | С | - | С | - | - | - | - |
| XCS20 | -3 | - | С | - | C, I | C, I | - | - | - |
| ۸0320 | -4 | - | С | - | С | С | - | - | - |
| XCS30 | -3 | - | C(3) | - | C, I | C, I | С | C(3) | - |
| XC530 | -4 | - | C(3) | - | С | С | С | C(3) | - |
| XCS40 | -3 | - | - | - | - | C, I | С | С | - |
| AU340 | -4 | - | - | - | - | С | С | С | - |
| XCS05XL | -4 | C(3) | C, I | - | - | - | - | - | - |
| | -5 | C(3) | С | - | - | - | - | - | - |
| XCS10XL | -4 | C(3) | C, I | C(3) | С | - | - | - | - |
| | -5 | C(3) | С | C(3) | С | - | - | - | - |
| XCS20XL | -4 | - | C, I | C(3) | C, I | C, I | - | - | - |
| AUGZUAL - | -5 | - | С | C(3) | С | С | - | - | - |
| XCS30XL | -4 | - | C, I | - | C, I | C, I | С | С | C(3) |
| AUGGUAL - | -5 | - | С | - | С | С | С | С | C(3) |
| XCS40XL | -4 | - | - | - | - | C, I | С | C, I | C(3) |
| 703407L | -5 | - | - | - | - | С | С | С | C(3) |

Notes:

- 1. $C = Commercial T_J = 0^{\circ} to +85^{\circ}C$
- 2. I = Industrial $T_J = -40^{\circ}C$ to $+100^{\circ}C$
- 3. PC84, CS144, and CS280 packages, and VQ100 and BG256 packages for XCS30 only, discontinued by PDN2004-01
- 4. Some Spartan-XL devices are available in Pb-free package options. The Pb-free packages insert a "G" in the package code. Contact Xilinx for availability.

Package Specifications

Package drawings and material declaration data sheets for the Spartan/XL devices can be found on the Xilinx website at:

www.xilinx.com/support/documentation/spartan-xl.htm#19687

Thermal data for the Spartan/XL packages can be found using the thermal query tool on the Xilinx website at:

www.xilinx.com/cgi-bin/thermal/thermal.pl