



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	576
Number of Logic Elements/Cells	1368
Total RAM Bits	18432
Number of I/O	192
Number of Gates	30000
Voltage - Supply	3V ~ 3.6V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	240-BFQFP
Supplier Device Package	240-PQFP (32x32)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xcs30xl-5pq240c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



T-1-1-	Ο.	$\Delta$ I D	Ot		Functionality
םוחבו	٠,٠		STORAGE	FIDMONT	FIIDCTIONSIITV

Mode	СК	EC	SR	D	Q
Power-Up or GSR	Х	Х	Х	Х	SR
Flip-Flop	Х	Х	1	Х	SR
Operation		1*	0*	D	D
	0	Х	0*	Х	Q
Latch	1	1*	0*	Х	Q
Operation (Spartan-XL)	0	1*	0*	D	D
Both	Х	0	0*	Х	Q

### Legend:

Χ	Don't care
	Rising edge (clock not inverted).
SR	Set or Reset value. Reset is default.
0*	Input is Low or unconnected (default value)
1*	Input is High or unconnected (default value)




Figure 3: CLB Flip-Flop Functional Block Diagram

#### **Clock Input**

Each flip-flop can be triggered on either the rising or falling clock edge. The CLB clock line is shared by both flip-flops. However, the clock is individually invertible for each flip-flop (see CK path in Figure 3). Any inverter placed on the clock line in the design is automatically absorbed into the CLB.

#### **Clock Enable**

The clock enable line (EC) is active High. The EC line is shared by both flip-flops in a CLB. If either one is left disconnected, the clock enable for that flip-flop defaults to the active state. EC is not invertible within the CLB. The clock enable is synchronous to the clock and must satisfy the setup and hold timing specified for the device.

#### Set/Reset

The set/reset line (SR) is an asynchronous active High control of the flip-flop. SR can be configured as either set or reset at each flip-flop. This configuration option determines the state in which each flip-flop becomes operational after configuration. It also determines the effect of a GSR pulse during normal operation, and the effect of a pulse on the SR line of the CLB. The SR line is shared by both flip-flops. If SR is not specified for a flip-flop the set/reset for that flip-flop defaults to the inactive state. SR is not invertible within the CLB.

### CLB Signal Flow Control

In addition to the H-LUT input control multiplexers (shown in box "A" of Figure 2, page 4) there are signal flow control multiplexers (shown in box "B" of Figure 2) which select the signals which drive the flip-flop inputs and the combinatorial CLB outputs (X and Y).

Each flip-flop input is driven from a 4:1 multiplexer which selects among the three LUT outputs and DIN as the data source.

Each combinatorial output is driven from a 2:1 multiplexer which selects between two of the LUT outputs. The X output can be driven from the F-LUT or H-LUT, the Y output from G-LUT or H-LUT.

### **Control Signals**

There are four signal control multiplexers on the input of the CLB. These multiplexers allow the internal CLB control signals (H1, DIN, SR, and EC in Figure 2 and Figure 4) to be driven from any of the four general control inputs (C1-C4 in Figure 4) into the CLB. Any of these inputs can drive any of the four internal control signals.



This high value makes them unsuitable as wired-AND pull-up resistors.

**Table 7:** Supported Destinations for Spartan/XL Outputs

	Spartan-XL Outputs	Spartan Outputs	
Destination	3.3V, CMOS	5V, TTL	5V, CMOS
Any device, V <sub>CC</sub> = 3.3V, CMOS-threshold inputs	V	V	Some <sup>(1)</sup>
Any device, V <sub>CC</sub> = 5V, TTL-threshold inputs	V	V	√
Any device, V <sub>CC</sub> = 5V, CMOS-threshold inputs	Unreliable Data		1

#### Notes:

Only if destination device has 5V tolerant inputs.

After configuration, voltage levels of unused pads, bonded or unbonded, must be valid logic levels, to reduce noise sensitivity and avoid excess current. Therefore, by default, unused pads are configured with the internal pull-up resistor active. Alternatively, they can be individually configured with the pull-down resistor, or as a driven output, or to be driven by an external source. To activate the internal pull-up, attach the PULLUP library component to the net attached to the pad. To activate the internal pull-down, attach the PULL-DOWN library component to the net attached to the pad.

### Set/Reset

As with the CLB registers, the GSR signal can be used to set or clear the input and output registers, depending on the value of the INIT attribute or property. The two flip-flops can be individually configured to set or clear on reset and after configuration. Other than the global GSR net, no user-controlled set/reset signal is available to the I/O flip-flops (Figure 5). The choice of set or reset applies to both the initial state of the flip-flop and the response to the GSR pulse.

### **Independent Clocks**

Separate clock signals are provided for the input (IK) and output (OK) flip-flops. The clock can be independently inverted for each flip-flop within the IOB, generating either

falling-edge or rising-edge triggered flip-flops. The clock inputs for each IOB are independent.

#### **Common Clock Enables**

The input and output flip-flops in each IOB have a common clock enable input (see EC signal in Figure 5), which through configuration, can be activated individually for the input or output flip-flop, or both. This clock enable operates exactly like the EC signal on the Spartan/XL FPGA CLB. It cannot be inverted within the IOB.

## **Routing Channel Description**

All internal routing channels are composed of metal segments with programmable switching points and switching matrices to implement the desired routing. A structured, hierarchical matrix of routing channels is provided to achieve efficient automated routing.

This section describes the routing channels available in Spartan/XL devices. Figure 8 shows a general block diagram of the CLB routing channels. The implementation software automatically assigns the appropriate resources based on the density and timing requirements of the design. The following description of the routing channels is for information only and is simplified with some minor details omitted. For an exact interconnect description the designer should open a design in the FPGA Editor and review the actual connections in this tool.

The routing channels will be discussed as follows;

- CLB routing channels which run along each row and column of the CLB array.
- IOB routing channels which form a ring (called a VersaRing) around the outside of the CLB array. It connects the I/O with the CLB routing channels.
- Global routing consists of dedicated networks primarily designed to distribute clocks throughout the device with minimum delay and skew. Global routing can also be used for other high-fanout signals.

## **CLB Routing Channels**

The routing channels around the CLB are derived from three types of interconnects; single-length, double-length, and longlines. At the intersection of each vertical and horizontal routing channel is a signal steering matrix called a Programmable Switch Matrix (PSM). Figure 8 shows the basic routing channel configuration showing single-length lines, double-length lines and longlines as well as the CLBs and PSMs. The CLB to routing channel interface is shown as well as how the PSMs interface at the channel intersections.



and Spartan-XL families, speeding up arithmetic and counting functions.

The carry chain in 5V Spartan devices can run either up or down. At the top and bottom of the columns where there are no CLBs above and below, the carry is propagated to the right. The default is always to propagate up the column, as shown in the figures. The carry chain in Spartan-XL devices can only run up the column, providing even higher speed.

Figure 16, page 18 shows a Spartan/XL FPGA CLB with dedicated fast carry logic. The carry logic shares operand

and control inputs with the function generators. The carry outputs connect to the function generators, where they are combined with the operands to form the sums.

Figure 17, page 19 shows the details of the Spartan/XL FPGA carry logic. This diagram shows the contents of the box labeled "CARRY LOGIC" in Figure 16.

The fast carry logic can be accessed by placing special library symbols, or by using Xilinx Relationally Placed Macros (RPMs) that already include these symbols.



Table 12: Boundary Scan Instructions


Ins	structi	on	Test	TDO	I/O Data
12	l1	10	Selected	Source	Source
0	0	0	EXTEST	DR	DR
0	0	1	SAMPLE/ PRELOAD	DR	Pin/Logic
0	1	0	USER 1	BSCAN. TDO1	User Logic
0	1	1	USER 2	BSCAN. TDO2	User Logic
1	0	0	READBACK	Readback Data	Pin/Logic
1	0	1	CONFIGURE	DOUT	Disabled
1	1	0	IDCODE (Spartan-XL only)	IDCODE Register	-
1	1	1	BYPASS	Bypass Register	-

### Bit Sequence

The bit sequence within each IOB is: In, Out, 3-state. The input-only pins contribute only the In bit to the boundary scan I/O data register, while the output-only pins contributes all three bits.

The first two bits in the I/O data register are TDO.T and TDO.O, which can be used for the capture of internal signals. The final bit is BSCANT.UPD, which can be used to drive an internal net. These locations are primarily used by Xilinx for internal testing.

From a cavity-up view of the chip (as shown in the FPGA Editor), starting in the upper right chip corner, the boundary scan data-register bits are ordered as shown in Figure 21. The device-specific pinout tables for the Spartan/XL devices include the boundary scan locations for each IOB pin.



DS060 21 080400

Figure 21: Boundary Scan Bit Sequence

BSDL (Boundary Scan Description Language) files for Spartan/XL devices are available on the Xilinx website in the File Download area. Note that the 5V Spartan devices and 3V Spartan-XL devices have different BSDL files.

### Including Boundary Scan in a Design

If boundary scan is only to be used during configuration, no special elements need be included in the schematic or HDL code. In this case, the special boundary scan pins TDI, TMS, TCK and TDO can be used for user functions after configuration.

To indicate that boundary scan remain enabled after configuration, place the BSCAN library symbol and connect the TDI, TMS, TCK and TDO pad symbols to the appropriate pins, as shown in Figure 22.




Figure 22: Boundary Scan Example



Slave Serial is the default mode if the Mode pins are left unconnected, as they have weak pull-up resistors during configuration.

Multiple slave devices with identical configurations can be wired with parallel DIN inputs. In this way, multiple devices can be configured simultaneously.

## **Serial Daisy Chain**

Multiple devices with different configurations can be connected together in a "daisy chain," and a single combined bitstream used to configure the chain of slave devices.

To configure a daisy chain of devices, wire the CCLK pins of all devices in parallel, as shown in Figure 25. Connect the DOUT of each device to the DIN of the next. The lead or master FPGA and following slaves each passes resynchronized configuration data coming from a single source. The header data, including the length count, is passed through

and is captured by each FPGA when it recognizes the 0010 preamble. Following the length-count data, each FPGA outputs a High on DOUT until it has received its required number of data frames.

After an FPGA has received its configuration data, it passes on any additional frame start bits and configuration data on DOUT. When the total number of configuration clocks applied after memory initialization equals the value of the 24-bit length count, the FPGAs begin the start-up sequence and become operational together. FPGA I/O are normally released two CCLK cycles after the last configuration bit is received.

The daisy-chained bitstream is not simply a concatenation of the individual bitstreams. The PROM File Formatter must be used to combine the bitstreams for a daisy-chained configuration.

Note:





Figure 25: Master/Slave Serial Mode Circuit Diagram

DS060\_25\_061301





DS060 26 080400

Symbol		Description	Min	Max	Units
T <sub>DCC</sub>		DIN setup	20	-	ns
T <sub>CCD</sub>		DIN hold	0	-	ns
T <sub>CCO</sub>	CCLK	DIN to DOUT	-	30	ns
T <sub>CCH</sub>	COLK	High time	40	-	ns
T <sub>CCL</sub>		Low time	40	-	ns
F <sub>CC</sub>		Frequency	-	12.5	MHz

#### Notes:

Figure 26: Slave Serial Mode Programming Switching Characteristics

## **Express Mode (Spartan-XL Family Only)**

Express mode is similar to Slave Serial mode, except that data is processed one byte per CCLK cycle instead of one bit per CCLK cycle. An external source is used to drive CCLK, while byte-wide data is loaded directly into the configuration data shift registers (Figure 27). A CCLK frequency of 1 MHz is equivalent to a 8 MHz serial rate, because eight bits of configuration data are loaded per CCLK cycle. Express mode does not support CRC error checking, but does support constant-field error checking. A length count is not used in Express mode.

Express mode must be specified as an option to the development system. The Express mode bitstream is not compatible with the other configuration modes (see Table 16, page 32.) Express mode is selected by a <0X> on the Mode pins (M1, M0).

The first byte of parallel configuration data must be available at the D inputs of the FPGA a short setup time before the second rising CCLK edge. Subsequent data bytes are clocked in on each consecutive rising CCLK edge (Figure 28).

## Pseudo Daisy Chain

Multiple devices with different configurations can be configured in a pseudo daisy chain provided that all of the devices


are in Express mode. Concatenated bitstreams are used to configure the chain of Express mode devices so that each device receives a separate header. CCLK pins are tied together and D0-D7 pins are tied together for all devices along the chain. A status signal is passed from DOUT to CS1 of successive devices along the chain. Frame data is accepted only when CS1 is High and the device's configuration memory is not already full. The lead device in the chain has its CS1 input tied High (or floating, since there is an internal pull-up). The status pin DOUT is pulled Low after the header is received, and remains Low until the device's configuration memory is full. DOUT is then pulled High to signal the next device in the chain to accept the next header and configuration data on the D0-D7 bus.

The DONE pins of all devices in the chain should be tied together, with one or more active internal pull-ups. If a large number of devices are included in the chain, deactivate some of the internal pull-ups, since the Low-driving DONE pin of the last device in the chain must sink the current from all pull-ups in the chain. The DONE pull-up is activated by default. It can be deactivated using a development system option.

The requirement that all DONE pins in a daisy chain be wired together applies only to Express mode, and only if all devices in the chain are to become active simultaneously. All Spartan-XL devices in Express mode are synchronized

Configuration must be delayed until the INIT pins of all daisy-chained FPGAs are High.





DS060\_28\_080400

Symbol		Description	Min	Max	Units
T <sub>IC</sub>		INIT (High) setup time	5	-	μs
T <sub>DC</sub>		D0-D7 setup time	20	-	ns
T <sub>CD</sub>	CCLK	D0-D7 hold time	0	-	ns
T <sub>CCH</sub>	COLK	CCLK High time	45	-	ns
T <sub>CCL</sub>		CCLK Low time	45	-	ns
F <sub>CC</sub>		CCLK Frequency	-	10	MHz

### Notes:

Figure 28: Express Mode Programming Switching Characteristics

## **Setting CCLK Frequency**

In Master mode, CCLK can be generated in either of two frequencies. In the default slow mode, the frequency ranges from 0.5 MHz to 1.25 MHz for Spartan/XL devices. In fast CCLK mode, the frequency ranges from 4 MHz to 10 MHz for Spartan/XL devices. The frequency is changed to fast by an option when running the bitstream generation software.

### **Data Stream Format**

The data stream ("bitstream") format is identical for both serial configuration modes, but different for the Spartan-XL family Express mode. In Express mode, the device becomes active when DONE goes High, therefore no length count is required. Additionally, CRC error checking is not supported in Express mode. The data stream format is shown in Table 16. Bit-serial data is read from left to right.

Express mode data is shown with D0 at the left and D7 at the right.

The configuration data stream begins with a string of eight ones, a preamble code, followed by a 24-bit length count and a separator field of ones (or 24 fill bits, in Spartan-XL family Express mode). This header is followed by the actual configuration data in frames. The length and number of frames depends on the device type (see Table 17). Each frame begins with a start field and ends with an error check. In serial modes, a postamble code is required to signal the end of data for a single device. In all cases, additional start-up bytes of data are required to provide four clocks for the startup sequence at the end of configuration. Long daisy chains require additional start-up bytes to shift the last data through the chain. All start-up bytes are "don't cares".

If not driven by the preceding DOUT, CS1 must remain High until the device is fully configured.






Figure 29: Circuit for Generating CRC-16

## **Configuration Sequence**

There are four major steps in the Spartan/XL FPGA power-up configuration sequence.

- · Configuration Memory Clear
- Initialization
- Configuration
- Start-up

The full process is illustrated in Figure 30.

## Configuration Memory Clear

When power is first applied or is reapplied to an FPGA, an internal circuit forces initialization of the configuration logic. When  $V_{CC}$  reaches an operational level, and the circuit passes the write and read test of a sample pair of configuration bits, a time delay is started. This time delay is nominally 16 ms. The delay is four times as long when in Master Serial Mode to allow ample time for all slaves to reach a stable  $V_{CC}$ . When all  $\overline{\text{INIT}}$  pins are tied together, as recommended, the longest delay takes precedence. Therefore, devices with different time delays can easily be mixed and matched in a daisy chain.

This delay is applied only on power-up. It is not applied when reconfiguring an FPGA by pulsing the PROGRAM pin

Low. During this time delay, or as long as the PROGRAM input is asserted, the configuration logic is held in a Configuration Memory Clear state. The configuration-memory frames are consecutively initialized, using the internal oscillator.


At the end of each complete pass through the frame addressing, the power-on time-out delay circuitry and the level of the  $\overline{PROGRAM}$  pin are tested. If neither is asserted, the logic initiates one additional clearing of the configuration frames and then tests the  $\overline{INIT}$  input.

### Initialization

During initialization and configuration, user pins HDC,  $\overline{\text{LDC}}$ ,  $\overline{\text{INIT}}$  and DONE provide status outputs for the system interface. The outputs  $\overline{\text{LDC}}$ ,  $\overline{\text{INIT}}$  and DONE are held Low and HDC is held High starting at the initial application of power.

The open drain  $\overline{\text{INIT}}$  pin is released after the final initialization pass through the frame addresses. There is a deliberate delay before a Master-mode device recognizes an inactive  $\overline{\text{INIT}}$ . Two internal clocks after the  $\overline{\text{INIT}}$  pin is recognized as High, the device samples the MODE pin to determine the configuration mode. The appropriate interface lines become active and the configuration preamble and data can be loaded.





DS060\_39\_082801

Figure 31: Start-up Timing

## **Configuration Through the Boundary Scan Pins**

Spartan/XL devices can be configured through the boundary scan pins. The basic procedure is as follows:

- Power up the FPGA with INIT held Low (or drive the PROGRAM pin Low for more than 300 ns followed by a High while holding INIT Low). Holding INIT Low allows enough time to issue the CONFIG command to the FPGA. The pin can be used as I/O after configuration if a resistor is used to hold INIT Low.
- Issue the CONFIG command to the TMS input.

- Wait for INIT to go High.
- Sequence the boundary scan Test Access Port to the SHIFT-DR state.
- Toggle TCK to clock data into TDI pin.

The user must account for all TCK clock cycles after INIT goes High, as all of these cycles affect the Length Count compare.

For more detailed information, refer to the Xilinx application note, "Boundary Scan in FPGA Devices." This application note applies to Spartan and Spartan-XL devices.



## **Spartan Family Detailed Specifications**

### **Definition of Terms**

In the following tables, some specifications may be designated as Advance or Preliminary. These terms are defined as follows:

**Advance:** Initial estimates based on simulation and/or extrapolation from other speed grades, devices, or families. Values are subject to change. Use as estimates, not for production.

Preliminary: Based on preliminary characterization. Further changes are not expected.

Unmarked: Specifications not identified as either Advance or Preliminary are to be considered Final.

Notwithstanding the definition of the above terms, all specifications are subject to change without notice.

Except for pin-to-pin input and output parameters, the AC parameter delay specifications included in this document are derived from measuring internal test patterns. All specifications are representative of worst-case supply voltage and junction temperature conditions. The parameters included are common to popular designs and typical applications.

## Spartan Family Absolute Maximum Ratings(1)

Symbol	Description	Value	Units	
V <sub>CC</sub>	Supply voltage relative to GND	Supply voltage relative to GND		V
V <sub>IN</sub>	Input voltage relative to GND <sup>(2,3)</sup>		-0.5 to V <sub>CC</sub> +0.5	V
V <sub>TS</sub>	Voltage applied to 3-state output(2,3)		-0.5 to V <sub>CC</sub> +0.5	V
T <sub>STG</sub>	Storage temperature (ambient)		-65 to +150	°C
T <sub>J</sub>	Junction temperature	Plastic packages	+125	°C

### Notes:

- Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress
  ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions
  is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.
- 2. Maximum DC overshoot (above V<sub>CC</sub>) or undershoot (below GND) must be limited to either 0.5V or 10 mA, whichever is easier to achieve.
- 3. Maximum AC (during transitions) conditions are as follows; the device pins may undershoot to -2.0V or overshoot to +7.0V, provided this overshoot or undershoot lasts no more than 11 ns with a forcing current no greater than 100 mA.
- 4. For soldering guidelines, see the Package Information on the Xilinx website.

## **Spartan Family Recommended Operating Conditions**

Symbol	Description		Min	Max	Units
V <sub>CC</sub>	Supply voltage relative to GND, T <sub>J</sub> = 0°C to +85°C	Commercial	4.75	5.25	V
	Supply voltage relative to GND, $T_J = -40^{\circ}\text{C}$ to $+100^{\circ}\text{C}^{(1)}$	Industrial	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage <sup>(2)</sup>	TTL inputs	2.0	$V_{CC}$	V
		CMOS inputs	70%	100%	$V_{CC}$
V <sub>IL</sub>	Low-level input voltage <sup>(2)</sup>	TTL inputs	0	8.0	V
		CMOS inputs	0	20%	$V_{CC}$
T <sub>IN</sub>	Input signal transition time	1	-	250	ns

- At junction temperatures above those listed as Recommended Operating Conditions, all delay parameters increase by 0.35% per °C.
- 2. Input and output measurement thresholds are: 1.5V for TTL and 2.5V for CMOS.



## **Spartan Family DC Characteristics Over Operating Conditions**

Symbol	Description		Min	Max	Units
V <sub>OH</sub>	High-level output voltage @ I <sub>OH</sub> = -4.0 mA, V <sub>CC</sub> min	TTL outputs	2.4	-	V
	High-level output voltage @ I <sub>OH</sub> = −1.0 mA, V <sub>CC</sub> min	CMOS outputs	V <sub>CC</sub> - 0.5	-	V
V <sub>OL</sub>	Low-level output voltage @ I <sub>OL</sub> = 12.0 mA, V <sub>CC</sub> min <sup>(1)</sup>	TTL outputs	-	0.4	V
		CMOS outputs	-	0.4	V
$V_{DR}$	Data retention supply voltage (below which configuratio	3.0	-	V	
I <sub>cco</sub>	Quiescent FPGA supply current <sup>(2)</sup>	Commercial	-	3.0	mA
		Industrial	-	6.0	mA
IL	Input or output leakage current		-10	+10	μΑ
C <sub>IN</sub>	Input capacitance (sample tested)		-	10	pF
I <sub>RPU</sub>	Pad pull-up (when selected) @ V <sub>IN</sub> = 0V (sample tested)		0.02	0.25	mA
I <sub>RPD</sub>	Pad pull-down (when selected) @ V <sub>IN</sub> = 5V (sample tes	ted)	0.02	-	mA

#### Notes:

- 1. With 50% of the outputs simultaneously sinking 12 mA, up to a maximum of 64 pins.
- With no output current loads, no active input pull-up resistors, all package pins at V<sub>CC</sub> or GND, and the FPGA configured with a Tie option.

## **Spartan Family Global Buffer Switching Characteristic Guidelines**

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

When fewer vertical clock lines are connected, the clock distribution is faster; when multiple clock lines per column are driven from the same global clock, the delay is longer. For

more specific, more precise, and worst-case guaranteed data, reflecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature).

			Speed Grade		
			-4	-3	
Symbol	Description	Device	Max	Max	Units
T <sub>PG</sub>	From pad through Primary buffer, to any clock K	XCS05	2.0	4.0	ns
		XCS10	2.4	4.3	ns
		XCS20	2.8	5.4	ns
		XCS30	3.2	5.8	ns
		XCS40	3.5	6.4	ns
T <sub>SG</sub>	From pad through Secondary buffer, to any clock K	XCS05	2.5	4.4	ns
		XCS10	2.9	4.7	ns
		XCS20	3.3	5.8	ns
		XCS30	3.6	6.2	ns
		XCS40	3.9	6.7	ns



## **Spartan Family CLB Switching Characteristic Guidelines**

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE

in the Xilinx Development System) and back-annotated to the simulation netlist. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all Spartan devices and expressed in nanoseconds unless otherwise noted.

	Decesiation -	-	4	-	1	
Symbol	Description	Min	Max	Min	Max	Units
Clocks						
T <sub>CH</sub>	Clock High time	3.0	-	4.0	-	ns
$T_{CL}$	Clock Low time	3.0	-	4.0	-	ns
Combina	torial Delays		1	1	1	1
T <sub>ILO</sub>	F/G inputs to X/Y outputs	-	1.2	-	1.6	ns
T <sub>IHO</sub>	F/G inputs via H to X/Y outputs	-	2.0	-	2.7	ns
T <sub>HH1O</sub>	C inputs via H1 via H to X/Y outputs	-	1.7	-	2.2	ns
CLB Fast	Carry Logic		1		1	
T <sub>OPCY</sub>	Operand inputs (F1, F2, G1, G4) to C <sub>OUT</sub>	-	1.7	-	2.1	ns
T <sub>ASCY</sub>	Add/Subtract input (F3) to C <sub>OUT</sub>	-	2.8	-	3.7	ns
T <sub>INCY</sub>	Initialization inputs (F1, F3) to C <sub>OUT</sub>	-	1.2	-	1.4	ns
T <sub>SUM</sub>	C <sub>IN</sub> through function generators to X/Y outputs	-	2.0	-	2.6	ns
T <sub>BYP</sub>	C <sub>IN</sub> to C <sub>OUT</sub> , bypass function generators	-	0.5	-	0.6	ns
Sequentia	al Delays					
T <sub>CKO</sub>	Clock K to Flip-Flop outputs Q	-	2.1	-	2.8	ns
Setup Tin	ne before Clock K					
T <sub>ICK</sub>	F/G inputs	1.8	-	2.4	-	ns
T <sub>IHCK</sub>	F/G inputs via H	2.9	-	3.9	-	ns
T <sub>HH1CK</sub>	C inputs via H1 through H	2.3	-	3.3	-	ns
T <sub>DICK</sub>	C inputs via DIN	1.3	-	2.0	-	ns
T <sub>ECCK</sub>	C inputs via EC	2.0	-	2.6	-	ns
T <sub>RCK</sub>	C inputs via S/R, going Low (inactive)	2.5	-	4.0	-	ns
Hold Time	e after Clock K		1		1	
	All Hold times, all devices	0.0	-	0.0	-	ns
Set/Reset	Direct					
T <sub>RPW</sub>	Width (High)	3.0	-	4.0	-	ns
T <sub>RIO</sub>	Delay from C inputs via S/R, going High to Q	-	3.0	-	4.0	ns
Global Se	et/Reset					
$T_{MRW}$	Minimum GSR pulse width	11.5	-	13.5	-	ns
$T_{MRQ}$	Delay from GSR input to any Q	See pa	ge 50 for T <sub>RI</sub>	RI values per	device.	
F <sub>TOG</sub>	Toggle Frequency (MHz) (for export control purposes)	-	166	-	125	MHz



## **Spartan Family Pin-to-Pin Output Parameter Guidelines**

All devices are 100% functionally tested. Pin-to-pin timing parameters are derived from measuring external and internal test patterns and are guaranteed over worst-case operating conditions (supply voltage and junction temperature). Listed below are representative values for typical pin locations and normal clock loading. For more specific, more pre-

cise, and worst-case guaranteed data, reflecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report.

## Spartan Family Output Flip-Flop, Clock-to-Out

			Speed		
			-4	-3	
Symbol	Description	Device	Max	Max	Units
Global Pri	mary Clock to TTL Output using OFF			'	'
T <sub>ICKOF</sub>	Fast	XCS05	5.3	8.7	ns
		XCS10	5.7	9.1	ns
		XCS20	6.1	9.3	ns
		XCS30	6.5	9.4	ns
		XCS40	6.8	10.2	ns
T <sub>ICKO</sub>	Slew-rate limited	XCS05	9.0	11.5	ns
		XCS10	9.4	12.0	ns
		XCS20	9.8	12.2	ns
		XCS30	10.2	12.8	ns
		XCS40	10.5	12.8	ns
Global Sec	condary Clock to TTL Output using OFF				
T <sub>ICKSOF</sub>	Fast	XCS05	5.8	9.2	ns
		XCS10	6.2	9.6	ns
		XCS20	6.6	9.8	ns
		XCS30	7.0	9.9	ns
		XCS40	7.3	10.7	ns
T <sub>ICKSO</sub>	Slew-rate limited	XCS05	9.5	12.0	ns
		XCS10	9.9	12.5	ns
		XCS20	10.3	12.7	ns
		XCS30	10.7	13.2	ns
		XCS40	11.0	14.3	ns
Delay Add	er for CMOS Outputs Option			1	1
T <sub>CMOSOF</sub>	Fast	All devices	0.8	1.0	ns
$T_{CMOSO}$	Slew-rate limited	All devices	1.5	2.0	ns

- Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
- Output timing is measured at ~50% V<sub>CC</sub> threshold with 50 pF external capacitive load. For different loads, see Figure 34.
- 3. OFF = Output Flip-Flop



## **Spartan Family Pin-to-Pin Input Parameter Guidelines**

All devices are 100% functionally tested. Pin-to-pin timing parameters are derived from measuring external and internal test patterns and are guaranteed over worst-case oper-

ating conditions (supply voltage and junction temperature). Listed below are representative values for typical pin locations and normal clock loading.

## Spartan Family Primary and Secondary Setup and Hold

			Speed		
			-4	-3	1
Symbol	Description	Device	Min	Min	Units
Input Setup/H	old Times Using Primary Clock and IFF				
T <sub>PSUF</sub> /T <sub>PHF</sub>	No Delay	XCS05	1.2 / 1.7	1.8 / 2.5	ns
		XCS10	1.0 / 2.3	1.5 / 3.4	ns
		XCS20	0.8 / 2.7	1.2 / 4.0	ns
		XCS30	0.6 / 3.0	0.9 / 4.5	ns
		XCS40	0.4 / 3.5	0.6 / 5.2	ns
T <sub>PSU</sub> /T <sub>PH</sub>	With Delay	XCS05	4.3 / 0.0	6.0 / 0.0	ns
		XCS10	4.3 / 0.0	6.0 / 0.0	ns
		XCS20	4.3 / 0.0	6.0 / 0.0	ns
		XCS30	4.3 / 0.0	6.0 / 0.0	ns
		XCS40	5.3 / 0.0	6.8 / 0.0	ns
Input Setup/H	old Times Using Secondary Clock and IFF				
$T_{SSUF}/T_{SHF}$	No Delay	XCS05	0.9 / 2.2	1.5 / 3.0	ns
		XCS10	0.7 / 2.8	1.2 / 3.9	ns
		XCS20	0.5 / 3.2	0.9 / 4.5	ns
		XCS30	0.3 / 3.5	0.6 / 5.0	ns
		XCS40	0.1 / 4.0	0.3 / 5.7	ns
T <sub>SSU</sub> /T <sub>SH</sub>	With Delay	XCS05	4.0 / 0.0	5.7 / 0.0	ns
		XCS10	4.0 / 0.0	5.7 / 0.0	ns
		XCS20	4.0 / 0.5	5.7 / 0.5	ns
		XCS30	4.0 / 0.5	5.7 / 0.5	ns
		XCS40	5.0 / 0.0	6.5 / 0.0	ns

Setup time is measured with the fastest route and the lightest load. Hold time is measured using the furthest distance and a
reference load of one clock pin per IOB/CLB.

<sup>2.</sup> IFF = Input Flip-flop or Latch



## **Spartan-XL Family IOB Input Switching Characteristic Guidelines**

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE

in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature).

				Speed	Grade			
			-5		-4		1	
Symbol	Description	Device	Min	Max	Min Max		Units	
Setup Tim	es							
T <sub>ECIK</sub>	Clock Enable (EC) to Clock (IK)	All devices	0.0	-	0.0	-	ns	
T <sub>PICK</sub>	Pad to Clock (IK), no delay	All devices	1.0	-	1.2	-	ns	
T <sub>POCK</sub>	Pad to Fast Capture Latch Enable (OK), no delay	All devices	0.7	-	0.8	-	ns	
Hold Time	es				•			
	All Hold Times	All devices	0.0	-	0.0	-	ns	
Propagati	on Delays				•			
T <sub>PID</sub>	Pad to I1, I2	All devices	-	0.9	-	1.1	ns	
T <sub>PLI</sub>	Pad to I1, I2 via transparent input latch, no delay	All devices	-	2.1	-	2.5	ns	
T <sub>IKRI</sub>	Clock (IK) to I1, I2 (flip-flop)	All devices	-	1.0	-	1.1	ns	
T <sub>IKLI</sub>	Clock (IK) to I1, I2 (latch enable, active Low)	All devices	-	1.1	-	1.2	ns	
Delay Add	ler for Input with Full Delay Option				•			
T <sub>Delay</sub>	$T_{PICKD} = T_{PICK} + T_{Delay}$	XCS05XL	4.0	-	4.7	-	ns	
	$T_{PDLI} = T_{PLI} + T_{Delay}$	XCS10XL	4.8	-	5.6	-	ns	
		XCS20XL	5.0	-	5.9	-	ns	
		XCS30XL	5.5	-	6.5	-	ns	
		XCS40XL	6.5	-	7.6	-	ns	
Global Se	t/Reset	"		ı	1	ı	i.	
T <sub>MRW</sub>	Minimum GSR pulse width	All devices	10.5	-	11.5	-	ns	
T <sub>RRI</sub>	Delay from GSR input to any Q	XCS05XL	-	9.0	-	10.5	ns	
		XCS10XL	-	9.5	-	11.0	ns	
		XCS20XL	-	10.0	-	11.5	ns	
		XCS30XL	-	11.0	-	12.5	ns	
		XCS40XL	-	12.0	-	13.5	ns	

- 1. Input pad setup and hold times are specified with respect to the internal clock (IK). For setup and hold times with respect to the clock input, see the pin-to-pin parameters in the Pin-to-Pin Input Parameters table.
- 2. Voltage levels of unused pads, bonded or unbonded, must be valid logic levels. Each can be configured with the internal pull-up (default) or pull-down resistor, or configured as a driven output, or can be driven from an external source.



Table 18: Pin Descriptions (Continued)

Pin Name	I/O During Config.	I/O After Config.	Pin Description
PWRDWN	I	I	PWRDWN is an active Low input that forces the FPGA into the Power Down state and reduces power consumption. When PWRDWN is Low, the FPGA disables all I/O and initializes all flip-flops. All inputs are interpreted as Low independent of their actual level. VCC must be maintained, and the configuration data is maintained. PWRDWN halts configuration if asserted before or during configuration, and re-starts configuration when removed. When PWRDWN returns High, the FPGA becomes operational by first enabling the inputs and flip-flops and then enabling the outputs. PWRDWN has a default internal pull-up resistor.
User I/O Pins	ı	ave Special	Functions
TDO	Ο	0	If boundary scan is used, this pin is the Test Data Output. If boundary scan is not used, this pin is a 3-state output without a register, after configuration is completed.
			To use this pin, place the library component TDO instead of the usual pad symbol. An output buffer must still be used.
TDI, TCK, TMS	I	I/O or I (JTAG)	If boundary scan is used, these pins are Test Data In, Test Clock, and Test Mode Select inputs respectively. They come directly from the pads, bypassing the IOBs. These pins can also be used as inputs to the CLB logic after configuration is completed.
			If the BSCAN symbol is not placed in the design, all boundary scan functions are inhibited once configuration is completed, and these pins become user-programmable I/O. In this case, they must be called out by special library elements. To use these pins, place the library components TDI, TCK, and TMS instead of the usual pad symbols. Input or output buffers must still be used.
HDC	0	I/O	High During Configuration (HDC) is driven High until the I/O go active. It is available as a control output indicating that configuration is not yet completed. After configuration, HDC is a user-programmable I/O pin.
LDC	0	I/O	Low During Configuration (\overline{LDC}) is driven Low until the I/O go active. It is available as a control output indicating that configuration is not yet completed. After configuration, \overline{LDC} is a user-programmable I/O pin.
ĪNIT	I/O	I/O	Before and during configuration, $\overline{\text{INIT}}$ is a bidirectional signal. A 1 k $\Omega$ to 10 k $\Omega$ external pull-up resistor is recommended.
			As an active Low open-drain output, $\overline{\text{INIT}}$ is held Low during the power stabilization and internal clearing of the configuration memory. As an active Low input, it can be used to hold the FPGA in the internal WAIT state before the start of configuration. Master mode devices stay in a WAIT state an additional 30 to 300 $\mu$ s after $\overline{\text{INIT}}$ has gone High.
			During configuration, a Low on this output indicates that a configuration data error has occurred. After the I/O go active, $\overline{INIT}$ is a user-programmable I/O pin.
PGCK1 - PGCK4 (Spartan)	Weak Pull-up	I or I/O	Four Primary Global inputs each drive a dedicated internal global net with short delay and minimal skew. If not used to drive a global buffer, any of these pins is a user-programmable I/O.
			The PGCK1-PGCK4 pins drive the four Primary Global Buffers. Any input pad symbol connected directly to the input of a BUFGP symbol is automatically placed on one of these pins.



Table 18: Pin Descriptions (Continued)

	I/O		
Pin Name	During Config.	I/O After Config.	Pin Description
SGCK1 - SGCK4 (Spartan)	Weak Pull-up (except SGCK4	I or I/O	Four Secondary Global inputs each drive a dedicated internal global net with short delay and minimal skew. These internal global nets can also be driven from internal logic. If not used to drive a global net, any of these pins is a user-programmable I/O pin.
	is DOUT)		The SGCK1-SGCK4 pins provide the shortest path to the four Secondary Global Buffers. Any input pad symbol connected directly to the input of a BUFGS symbol is automatically placed on one of these pins.
GCK1 - GCK8 (Spartan-XL)	Weak Pull-up (except	I or I/O	Eight Global inputs each drive a dedicated internal global net with short delay and minimal skew. These internal global nets can also be driven from internal logic. If not used to drive a global net, any of these pins is a user-programmable I/O pin.
	GCK6 is DOUT)		The GCK1-GCK8 pins provide the shortest path to the eight Global Low-Skew Buffers. Any input pad symbol connected directly to the input of a BUFGLS symbol is automatically placed on one of these pins.
CS1 (Spartan-XL)	I	I/O	During Express configuration, CS1 is used as a serial-enable signal for daisy-chaining.
D0-D7 (Spartan-XL)	I	I/O	During Express configuration, these eight input pins receive configuration data. After configuration, they are user-programmable I/O pins.
DIN	I	I/O	During Slave Serial or Master Serial configuration, DIN is the serial configuration data input receiving data on the rising edge of CCLK. After configuration, DIN is a user-programmable I/O pin.
DOUT	0	I/O	During Slave Serial or Master Serial configuration, DOUT is the serial configuration data output that can drive the DIN of daisy-chained slave FPGAs. DOUT data changes on the falling edge of CCLK, one-and-a-half CCLK periods after it was received at the DIN input.
			In Spartan-XL family Express mode, DOUT is the status output that can drive the CS1 of daisy-chained FPGAs, to enable and disable downstream devices.
			After configuration, DOUT is a user-programmable I/O pin.
Unrestricted L	Jser-Progra	mmable I/O	Pins
I/O	Weak Pull-up	I/O	These pins can be configured to be input and/or output after configuration is completed. Before configuration is completed, these pins have an internal high-value pull-up resistor network that defines the logic level as High.



### **CS280**

	VCC Pins								
E5	E7	E8	E9	E11	E12				
E13	G5	G15	H5	H15	J5				
J15	L5	L15	M5	M15	N5				
N15	R7	R8	R9	R11	R12				
R13	-	-	-	-	-				
	Not Connected Pins								
A4	A12	C8	C12	C15	D1				
D2	D5	D8	D17	D18	E15				
H2	НЗ	H18	H19	L4	M1				
M16	M18	R2	R4	R5	R15				
R17	T8	T15	U5	V8	V12				
W12	W16	-	-	-	-				
	Not Connected Pins (VCC in XCS40XL)								
B5	B15	E3	E18	R3	R18				
V5	V15	-	-	-	-				

5/21/02

## XCS40 and XCS40XL Device Pinouts

XCS40/XL Pad Name	PQ208	PQ240	BG256	CS280 <sup>(2,5)</sup>	Bndry Scan
VCC	P183	P212	VCC <sup>(4)</sup>	VCC <sup>(4)</sup>	Juli
					-
I/O	P184	P213	C10	D10	86
I/O	P185	P214	D10	E10	89
I/O	P186	P215	A9	A9	92
I/O	P187	P216	B9	B9	95
I/O	P188	P217	C9	C9	98
I/O	P189	P218	D9	D9	101
I/O	P190	P220	A8	A8	104
I/O	P191	P221	B8	B8	107
I/O	-	-	C8	C8	110
I/O	-	-	A7	D8	113
VCC	P192	P222	VCC <sup>(4)</sup>	VCC <sup>(4)</sup>	-
I/O	-	P223	A6	B7	116
I/O	-	P224	C7	C7	119
I/O	P193	P225	B6	D7	122
I/O	P194	P226	A5	A6	125
GND	P195	P227	GND <sup>(4)</sup>	GND <sup>(4)</sup>	-
I/O	P196	P228	C6	B6	128
I/O	P197	P229	B5	C6	131
I/O	P198	P230	A4	D6	134
I/O	P199	P231	C5	E6	137

## **XCS40 and XCS40XL Device Pinouts**

XCS40/XL			741001		Bndry
Pad Name	PQ208	PQ240	BG256	CS280 <sup>(2,5)</sup>	Scan
I/O	P200	P232	B4	A5	140
I/O	P201	P233	A3	C5	143
I/O	-	1	-	D5	146
I/O	-	1	-	A4	149
I/O	P202	P234	D5	B4	152
I/O	P203	P235	C4	C4	155
I/O	P204	P236	В3	A3	158
I/O	P205	P237	B2	A2	161
I/O	P206	P238	A2	В3	164
I/O, SGCK1 <sup>(1)</sup> , GCK8 <sup>(2)</sup>	P207	P239	C3	B2	167
VCC	P208	P240	VCC <sup>(4)</sup>	VCC <sup>(4)</sup>	-
GND	P1	P1	GND <sup>(4)</sup>	GND <sup>(4)</sup>	-
I/O, PGCK1 <sup>(1)</sup> , GCK1 <sup>(2)</sup>	P2	P2	B1	C3	170
I/O	P3	P3	C2	C2	173
I/O	P4	P4	D2	B1	176
I/O	P5	P5	D3	C1	179
I/O, TDI	P6	P6	E4	D4	182
I/O, TCK	P7	P7	C1	D3	185
I/O	-	-	-	D2	188
I/O	-	1	-	D1	191
I/O	P8	P8	D1	E2	194
I/O	P9	P9	E3	E4	197
I/O	P10	P10	E2	E1	200
I/O	P11	P11	E1	F5	203
I/O	P12	P12	F3	F3	206
I/O	-	P13	F2	F2	209
GND	P13	P14	GND <sup>(4)</sup>	GND <sup>(4)</sup>	-
I/O	P14	P15	G3	F4	212
I/O	P15	P16	G2	F1	215
I/O, TMS	P16	P17	G1	G3	218
I/O	P17	P18	Н3	G2	221
VCC	P18	P19	VCC <sup>(4)</sup>	VCC <sup>(4)</sup>	-
I/O	-	P20	H2	G4	224
I/O	-	P21	H1	H1	227
I/O	-	-	J4	H3	230
I/O	-	-	J3	H2	233
I/O	P19	P23	J2	H4	236
I/O	P20	P24	J1	J1	239
I/O	P21	P25	K2	J2	242
I/O	P22	P26	K3	J3	245
I/O	P23	P27	K1	J4	248
I/O	P24	P28	L1	K1	251



## **XCS40 and XCS40XL Device Pinouts**

XC540 and	I ACO4	OVE D	FVICE P	illouis	
XCS40/XL Pad Name	PQ208	PQ240	BG256	CS280 <sup>(2,5)</sup>	Bndry Scan
I/O	P90	P105	Y16	W14	466 <sup>(3)</sup>
GND	P91	P106	GND <sup>(4)</sup>	GND <sup>(4)</sup>	-
I/O	-	P107	V15	V14	469 <sup>(3)</sup>
I/O	P92	P108	W16	U14	472 <sup>(3)</sup>
I/O	P93	P109	Y17	T14	475 <sup>(3)</sup>
I/O	P94	P110	V16	R14	478 <sup>(3)</sup>
I/O	P95	P111	W17	W15	481 <sup>(3)</sup>
I/O	P96	P112	Y18	U15	484 (3)
I/O	-	-	-	T15	487 <sup>(3)</sup>
I/O	-	-	-	W16	490 (3)
I/O	P97	P113	U16	V16	493 (3)
I/O	P98	P114	V17	U16	496 <sup>(3)</sup>
I/O	P99	P115	W18	W17	499 (3)
I/O	P100	P116	Y19	W18	502 <sup>(3)</sup>
I/O	P101	P117	V18	V17	505 <sup>(3)</sup>
I/O,	P102	P118	W19	V18	508 <sup>(3)</sup>
SGCK3 <sup>(1)</sup> ,					
GCK4 <sup>(2)</sup>					
GND	P103	P119	GND <sup>(4)</sup>	GND <sup>(4)</sup>	-
DONE	P104	P120	Y20	W19	-
VCC	P105	P121	VCC <sup>(4)</sup>	VCC <sup>(4)</sup>	-
PROGRAM	P106	P122	V19	U18	-
I/O (D7 <sup>(2)</sup> )	P107	P123	U19	V19	511 <sup>(3)</sup>
I/O,	P108	P124	U18	U19	514 <sup>(3)</sup>
PGCK3 <sup>(1)</sup> , GCK5 <sup>(2)</sup>					
I/O	P109	P125	T17	T16	517 <sup>(3)</sup>
I/O	P110	P126	V20	T17	520 <sup>(3)</sup>
I/O	-	P127	U20	T18	523 <sup>(3)</sup>
I/O	P111	P128	T18	T19	526 <sup>(3)</sup>
I/O	_	-	-	R15	529 <sup>(3)</sup>
I/O	-	-	-	R17	523 <sup>(3)</sup>
I/O (D6 <sup>(2)</sup> )	P112	P129	T19	R16	535 <sup>(3)</sup>
I/O	P113	P130	T20	R19	538 <sup>(3)</sup>
I/O	P114	P131	R18	P15	541 <sup>(3)</sup>
I/O	P115	P132	R19	P17	544 (3)
I/O	P116	P133	R20	P18	547 <sup>(3)</sup>
I/O	P117	P134	P18	P16	550 <sup>(3)</sup>
GND	P118	P135	GND <sup>(4)</sup>	GND <sup>(4)</sup>	-
I/O		P136	P20	P19	553 <sup>(3)</sup>
I/O	_	P137	N18	N17	556 <sup>(3)</sup>
I/O	P119	P138	N19	N18	559 <sup>(3)</sup>
I/O	P120	P139	N20	N19	562 <sup>(3)</sup>
VCC	P121	P140	VCC <sup>(4)</sup>	VCC <sup>(4)</sup>	502 ( )
I/O (D5 <sup>(2)</sup> )	P122	P140	M17	M19	565 <sup>(3)</sup>
I/O (D3(=/)	P123	P141	M18	M17	568 <sup>(3)</sup>
"0	1 123	1 142	IVI I O	IVI I /	JUO (°)

## XCS40 and XCS40XL Device Pinouts

XCS40/XL Pad Name	PQ208	PQ240	BG256	CS280 <sup>(2,5)</sup>	Bndry Scan
I/O	-	-	-	M18	571 <sup>(3)</sup>
I/O	-	-	M19	M16	574 <sup>(3)</sup>
I/O	P124	P144	M20	L19	577 <sup>(3)</sup>
I/O	P125	P145	L19	L18	580 <sup>(3)</sup>
I/O	P126	P146	L18	L17	583 <sup>(3)</sup>
I/O	P127	P147	L20	L16	586 <sup>(3)</sup>
I/O (D4 <sup>(2)</sup> )	P128	P148	K20	K19	589 <sup>(3)</sup>
I/O	P129	P149	K19	K18	592 <sup>(3)</sup>
VCC	P130	P150	VCC <sup>(4)</sup>	VCC <sup>(4)</sup>	-
GND	P131	P151	GND <sup>(4)</sup>	GND <sup>(4)</sup>	-
I/O (D3 <sup>(2)</sup> )	P132	P152	K18	K16	595 <sup>(3)</sup>
I/O	P133	P153	K17	K15	598 <sup>(3)</sup>
I/O	P134	P154	J20	J19	601 <sup>(3)</sup>
I/O	P135	P155	J19	J18	604 <sup>(3)</sup>
I/O	P136	P156	J18	J17	607 <sup>(3)</sup>
I/O	P137	P157	J17	J16	610 <sup>(3)</sup>
I/O	-	-	H20	H19	613 <sup>(3)</sup>
I/O	-	-	-	H18	616 <sup>(3)</sup>
I/O (D2 <sup>(2)</sup> )	P138	P159	H19	H17	619 <sup>(3)</sup>
I/O	P139	P160	H18	H16	622 <sup>(3)</sup>
VCC	P140	P161	VCC <sup>(4)</sup>	VCC <sup>(4)</sup>	-
I/O	P141	P162	G19	G18	625 <sup>(3)</sup>
I/O	P142	P163	F20	G17	628 <sup>(3)</sup>
I/O	-	P164	G18	G16	631 <sup>(3)</sup>
I/O	-	P165	F19	F19	634 <sup>(3)</sup>
GND	P143	P166	GND <sup>(4)</sup>	GND <sup>(4)</sup>	-
I/O	-	P167	F18	F18	637 <sup>(3)</sup>
I/O	P144	P168	E19	F17	640 <sup>(3)</sup>
I/O	P145	P169	D20	F16	643 <sup>(3)</sup>
I/O	P146	P170	E18	F15	646 <sup>(3)</sup>
I/O	P147	P171	D19	E19	649 <sup>(3)</sup>
I/O	P148	P172	C20	E17	652 <sup>(3)</sup>
I/O (D1 <sup>(2)</sup> )	P149	P173	E17	E16	655 <sup>(3)</sup>
I/O	P150	P174	D18	D19	658 <sup>(3)</sup>
I/O	-	-	-	D18	661 <sup>(3)</sup>
I/O	-	-	-	D17	664 <sup>(3)</sup>
I/O	P151	P175	C19	C19	667 <sup>(3)</sup>
I/O	P152	P176	B20	B19	670 <sup>(3)</sup>
I/O (D0 <sup>(2)</sup> , DIN)	P153	P177	C18	C18	673 <sup>(3)</sup>
I/O, SGCK4 <sup>(1)</sup> , GCK6 <sup>(2)</sup> (DOUT)	P154	P178	B19	B18	676 <sup>(3)</sup>
CCLK	P155	P179	A20	A19	-
VCC	P156	P180	VCC <sup>(4)</sup>	VCC <sup>(4)</sup>	-



# **Revision History**

The following table shows the revision history for this document.

Date	Version	Description
11/20/98	1.3	Added Spartan-XL specs and Power Down.
01/06/99	1.4	All Spartan-XL -4 specs designated Preliminary with no changes.
03/02/00	1.5	Added CS package, updated Spartan-XL specs to Final.
09/19/01	1.6	Reformatted, updated power specs, clarified configuration information. Removed $T_{SOL}$ soldering information from Absolute Maximum Ratings table. Changed Figure 26: Slave Serial Mode Characteristics: $T_{CCH}$ , $T_{CCL}$ from 45 to 40 ns. Changed Master Mode Configuration Switching Characteristics: $T_{CCLK}$ min. from 80 to 100 ns. Added Total Dist. RAM Bits to Table 1; added Start-Up, page 36 characteristics.
06/27/02	1.7	Clarified Express Mode pseudo daisy chain. Added new Industrial options. Clarified XCS30XL CS280 V <sub>CC</sub> pinout.
06/26/08	1.8	Noted that PC84, CS144, and CS280 packages, and VQ100 and BG256 packages for XCS30 only, are discontinued by PDN2004-01. Extended description of recommended maximum delay of reconfiguration in Delaying Configuration After Power-Up, page 35. Added reference to Pb-free package options and provided link to Package Specifications, page 81. Updated links.
03/01/13	2.0	The products listed in this data sheet are obsolete. See <a href="XCN10016">XCN11010</a> for further information.