



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	784
Number of Logic Elements/Cells	1862
Total RAM Bits	25088
Number of I/O	169
Number of Gates	40000
Voltage - Supply	3V ~ 3.6V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xcs40xl-4pq208c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



The register choice is made by placing the appropriate library symbol. For example, IFD is the basic input flip-flop (rising edge triggered), and ILD is the basic input latch (transparent-High). Variations with inverted clocks are also available. The clock signal inverter is also shown in Figure 5 on the CK line.

The Spartan family IOB data input path has a one-tap delay element: either the delay is inserted (default), or it is not. The Spartan-XL family IOB data input path has a two-tap delay element, with choices of a full delay, a partial delay, or no delay. The added delay guarantees a zero hold time with respect to clocks routed through the global clock buffers. (See Global Nets and Buffers, page 12 for a description of the global clock buffers in the Spartan/XL families.) For a shorter input register setup time, with positive hold-time, attach a NODELAY attribute or property to the flip-flop. The output of the input register goes to the routing channels (via I1 and I2 in Figure 6). The I1 and I2 signals that exit the IOB can each carry either the direct or registered input signal.

The 5V Spartan family input buffers can be globally configured for either TTL (1.2V) or CMOS (VCC/2) thresholds,

using an option in the bitstream generation software. The Spartan family output levels are also configurable; the two global adjustments of input threshold and output level are independent. The inputs of Spartan devices can be driven by the outputs of any 3.3V device, if the Spartan family inputs are in TTL mode. Input and output thresholds are TTL on all configuration pins until the configuration has been loaded into the device and specifies how they are to be used. Spartan-XL family inputs are TTL compatible and 3.3V CMOS compatible.

Supported sources for Spartan/XL device inputs are shown in Table 4.

Spartan-XL family I/Os are fully 5V tolerant even though the V_{CC} is 3.3V. This allows 5V signals to directly connect to the Spartan-XL family inputs without damage, as shown in Table 4. In addition, the 3.3V V_{CC} can be applied before or after 5V signals are applied to the I/Os. This makes the Spartan-XL devices immune to power supply sequencing problems.




Figure 6: Simplified Spartan/XL IOB Block Diagram






Figure 8: Spartan/XL CLB Routing Channels and Interface Block Diagram

CLB Interface

A block diagram of the CLB interface signals is shown in Figure 9. The input signals to the CLB are distributed evenly on all four sides providing maximum routing flexibility. In general, the entire architecture is symmetrical and regular. It is well suited to established placement and routing algorithms. Inputs, outputs, and function generators can freely swap positions within a CLB to avoid routing congestion during the placement and routing operation. The exceptions are the clock (K) input and CIN/COUT signals. The K input is routed to dedicated global vertical lines as well as four single-length lines and is on the left side of the CLB. The CIN/COUT signals are routed through dedicated interconnects which do not interfere with the general routing structure. The output signals from the CLB are available to drive both vertical and horizontal channels.




Figure 9: CLB Interconnect Signals

Programmable Switch Matrices

The horizontal and vertical single- and double-length lines intersect at a box called a programmable switch matrix (PSM). Each PSM consists of programmable pass transistors used to establish connections between the lines (see Figure 10).

For example, a single-length signal entering on the right side of the switch matrix can be routed to a single-length line on the top, left, or bottom sides, or any combination thereof, if multiple branches are required. Similarly, a double-length signal can be routed to a double-length line on any or all of the other three edges of the programmable switch matrix.

Single-Length Lines

Single-length lines provide the greatest interconnect flexibility and offer fast routing between adjacent blocks. There are eight vertical and eight horizontal single-length lines associated with each CLB. These lines connect the switching matrices that are located in every row and column of CLBs. Single-length lines are connected by way of the programmable switch matrices, as shown in Figure 10. Routing connectivity is shown in Figure 8.

Single-length lines incur a delay whenever they go through a PSM. Therefore, they are not suitable for routing signals for long distances. They are normally used to conduct signals within a localized area and to provide the branching for nets with fanout greater than one.



CLB signals from which they are originally derived are shown in Table 10.

Table 10: Dual-Port RAM Signals

RAM Signal	Function	CLB Signal
D	Data In	DIN
A[3:0]	Read Address for Single-Port.	F[4:1]
	Write Address for Single-Port and Dual-Port.	
DPRA[3:0]	Read Address for Dual-Port	G[4:1]
WE	Write Enable	SR
WCLK	Clock	К
SPO	Single Port Out (addressed by A[3:0])	F _{OUT}
DPO	Dual Port Out (addressed by DPRA[3:0])	G _{OUT}

The RAM16X1D primitive used to instantiate the dual-port RAM consists of an upper and a lower 16 x 1 memory array. The address port labeled A[3:0] supplies both the read and write addresses for the lower memory array, which behaves the same as the 16 x 1 single-port RAM array described previously. Single Port Out (SPO) serves as the data output for the lower memory. Therefore, SPO reflects the data at address A[3:0].

The other address port, labeled DPRA[3:0] for Dual Port Read Address, supplies the read address for the upper memory. The write address for this memory, however, comes from the address A[3:0]. Dual Port Out (DPO) serves as the data output for the upper memory. Therefore, DPO reflects the data at address DPRA[3:0].

By using A[3:0] for the write address and DPRA[3:0] for the read address, and reading only the DPO output, a FIFO that can read and write simultaneously is easily generated. The simultaneous read/write capability possible with the dual-port RAM can provide twice the effective data throughput of a single-port RAM alternating read and write operations.

The timing relationships for the dual-port RAM mode are shown in Figure 13.

Note that write operations to RAM are synchronous (edge-triggered); however, data access is asynchronous.

Initializing RAM at FPGA Configuration

Both RAM and ROM implementations in the Spartan/XL families are initialized during device configuration. The initial contents are defined via an INIT attribute or property

attached to the RAM or ROM symbol, as described in the library guide. If not defined, all RAM contents are initialized to zeros, by default.

RAM initialization occurs only during device configuration. The RAM content is not affected by GSR.

More Information on Using RAM Inside CLBs

Three application notes are available from Xilinx that discuss synchronous (edge-triggered) RAM: "Xilinx Edge-Triggered and Dual-Port RAM Capability," "Implementing FIFOs in Xilinx RAM," and "Synchronous and Asynchronous FIFO Designs." All three application notes apply to both the Spartan and the Spartan-XL families.

Fast Carry Logic

Each CLB F-LUT and G-LUT contains dedicated arithmetic logic for the fast generation of carry and borrow signals. This extra output is passed on to the function generator in the adjacent CLB. The carry chain is independent of normal routing resources. (See Figure 15.)

Dedicated fast carry logic greatly increases the efficiency and performance of adders, subtractors, accumulators, comparators and counters. It also opens the door to many new applications involving arithmetic operation, where the previous generations of FPGAs were not fast enough or too inefficient. High-speed address offset calculations in microprocessor or graphics systems, and high-speed addition in digital signal processing are two typical applications.

The two 4-input function generators can be configured as a 2-bit adder with built-in hidden carry that can be expanded to any length. This dedicated carry circuitry is so fast and efficient that conventional speed-up methods like carry generate/propagate are meaningless even at the 16-bit level, and of marginal benefit at the 32-bit level. This fast carry logic is one of the more significant features of the Spartan




Figure 15: Available Spartan/XL Carry Propagation Paths



and Spartan-XL families, speeding up arithmetic and counting functions.

The carry chain in 5V Spartan devices can run either up or down. At the top and bottom of the columns where there are no CLBs above and below, the carry is propagated to the right. The default is always to propagate up the column, as shown in the figures. The carry chain in Spartan-XL devices can only run up the column, providing even higher speed.

Figure 16, page 18 shows a Spartan/XL FPGA CLB with dedicated fast carry logic. The carry logic shares operand

and control inputs with the function generators. The carry outputs connect to the function generators, where they are combined with the operands to form the sums.

Figure 17, page 19 shows the details of the Spartan/XL FPGA carry logic. This diagram shows the contents of the box labeled "CARRY LOGIC" in Figure 16.

The fast carry logic can be accessed by placing special library symbols, or by using Xilinx Relationally Placed Macros (RPMs) that already include these symbols.






Figure 16: Fast Carry Logic in Spartan/XL CLB



Figure 20 is a diagram of the Spartan/XL FPGA boundary scan logic. It includes three bits of Data Register per IOB, the IEEE 1149.1 Test Access Port controller, and the Instruction Register with decodes.

Spartan/XL devices can also be configured through the boundary scan logic. See **Configuration Through the Boundary Scan Pins**, page 37.

Data Registers

The primary data register is the boundary scan register. For each IOB pin in the FPGA, bonded or not, it includes three bits for In, Out and 3-state Control. Non-IOB pins have appropriate partial bit population for In or Out only. PROGRAM, CCLK and DONE are not included in the boundary scan register. Each EXTEST CAPTURE-DR state captures all In, Out, and 3-state pins.

The data register also includes the following non-pin bits: TDO.T, and TDO.O, which are always bits 0 and 1 of the data register, respectively, and BSCANT.UPD, which is always the last bit of the data register. These three boundary scan bits are special-purpose Xilinx test signals.

The other standard data register is the single flip-flop BYPASS register. It synchronizes data being passed through the FPGA to the next downstream boundary scan device.

The FPGA provides two additional data registers that can be specified using the BSCAN macro. The FPGA provides two user pins (BSCAN.SEL1 and BSCAN.SEL2) which are the decodes of two user instructions. For these instructions, two corresponding pins (BSCAN.TDO1 and BSCAN.TDO2) allow user scan data to be shifted out on TDO. The data register clock (BSCAN.DRCK) is available for control of test logic which the user may wish to implement with CLBs. The NAND of TCK and RUN-TEST-IDLE is also provided (BSCAN.IDLE).

Instruction Set

The Spartan/XL FPGA boundary scan instruction set also includes instructions to configure the device and read back the configuration data. The instruction set is coded as shown in Table 12.






Figure 23: PWRDWN Pulse Timing

Power-down retains the configuration, but loses all data stored in the device flip-flops. All inputs are interpreted as Low, but the internal combinatorial logic is fully functional. Make sure that the combination of all inputs Low and all flip-flops set or reset in your design will not generate internal oscillations, or create permanent bus contention by activating internal bus drivers with conflicting data onto the same long line.

During configuration, the PWRDWN pin must be High. If the Power Down state is entered before or during configuration, the device will restart configuration once the PWRDWN signal is removed. Note that the configuration pins are affected by Power Down and may not reflect their normal function. If there is an external pull-up resistor on the DONE pin, it will be High during Power Down even if the device is not yet configured. Similarly, if PWRDWN is asserted before configuration is completed, the INIT pin will not indicate status information.

Note that the PWRDWN pin is not part of the Boundary Scan chain. Therefore, the Spartan-XL family has a separate set of BSDL files than the 5V Spartan family. Boundary scan logic is not usable during Power Down.

Configuration and Test

Configuration is the process of loading design-specific programming data into one or more FPGAs to define the functional operation of the internal blocks and their interconnections. This is somewhat like loading the command registers of a programmable peripheral chip. Spartan/XL devices use several hundred bits of configuration data per CLB and its associated interconnects. Each configuration bit defines the state of a static memory cell

that controls either a function look-up table bit, a multiplexer input, or an interconnect pass transistor. The Xilinx development system translates the design into a netlist file. It automatically partitions, places and routes the logic and generates the configuration data in PROM format.

Configuration Mode Control

5V Spartan devices have two configuration modes.

- MODE = 1 sets Slave Serial mode
- MODE = 0 sets Master Serial mode

3V Spartan-XL devices have three configuration modes.

- M1/M0 = 11 sets Slave Serial mode
- M1/M0 = 10 sets Master Serial mode
- M1/M0 = 0X sets Express mode

In addition to these modes, the device can be configured through the Boundary Scan logic (See "Configuration Through the Boundary Scan Pins" on page 37.).

The Mode pins are sampled prior to starting configuration to determine the configuration mode. After configuration, these pin are unused. The Mode pins have a weak pull-up resistor turned on during configuration. With the Mode pins High, Slave Serial mode is selected, which is the most popular configuration mode. Therefore, for the most common configuration mode, the Mode pins can be left unconnected. If the Master Serial mode is desired, the MODE/M0 pin should be connected directly to GND, or through a pull-down resistor of 1 K Ω or less.

During configuration, some of the I/O pins are used temporarily for the configuration process. All pins used during con-



Slave Serial is the default mode if the Mode pins are left unconnected, as they have weak pull-up resistors during configuration.

Multiple slave devices with identical configurations can be wired with parallel DIN inputs. In this way, multiple devices can be configured simultaneously.

Serial Daisy Chain

Multiple devices with different configurations can be connected together in a "daisy chain," and a single combined bitstream used to configure the chain of slave devices.

To configure a daisy chain of devices, wire the CCLK pins of all devices in parallel, as shown in Figure 25. Connect the DOUT of each device to the DIN of the next. The lead or master FPGA and following slaves each passes resynchronized configuration data coming from a single source. The header data, including the length count, is passed through

and is captured by each FPGA when it recognizes the 0010 preamble. Following the length-count data, each FPGA outputs a High on DOUT until it has received its required number of data frames.

After an FPGA has received its configuration data, it passes on any additional frame start bits and configuration data on DOUT. When the total number of configuration clocks applied after memory initialization equals the value of the 24-bit length count, the FPGAs begin the start-up sequence and become operational together. FPGA I/O are normally released two CCLK cycles after the last configuration bit is received.

The daisy-chained bitstream is not simply a concatenation of the individual bitstreams. The PROM File Formatter must be used to combine the bitstreams for a daisy-chained configuration.

Note:




Figure 25: Master/Slave Serial Mode Circuit Diagram

DS060_25_061301



Table 16: Spartan/XL Data Stream Formats

Data Type	Serial Modes (D0)	Express Mode (D0-D7) (Spartan-XL only)
Fill Byte	11111111b	FFFFh
Preamble Code	0010b	11110010b
Length Count	COUNT[23:0]	COUNT[23:0] ⁽¹⁾
Fill Bits	1111b	-
Field Check Code	-	11010010b
Start Field	0b	11111110b ⁽²⁾
Data Frame	DATA[n-1:0]	DATA[n-1:0]
CRC or Constant Field Check	xxxx (CRC) or 0110b	11010010b
Extend Write Cycle	-	FFD2FFFFFh
Postamble	01111111b	-
Start-Up Bytes ⁽³⁾	FFh	FFFFFFFFFF

Legend:

Unshaded	Once per bitstream
Light	Once per data frame
Dark	Once per device

Notes:

- 1. Not used by configuration logic.
- 2. 111111111b for XCS40XL only.
- 3. Development system may add more start-up bytes.

A selection of CRC or non-CRC error checking is allowed by the bitstream generation software. The Spartan-XL family Express mode only supports non-CRC error checking. The non-CRC error checking tests for a designated end-of-frame field for each frame. For CRC error checking, the software calculates a running CRC and inserts a unique four-bit partial check at the end of each frame. The 11-bit CRC check of the last frame of an FPGA includes the last seven data bits.

Detection of an error results in the suspension of data loading before DONE goes High, and the pulling down of the $\overline{\text{INIT}}$ pin. In Master serial mode, CCLK continues to operate externally. The user must detect $\overline{\text{INIT}}$ and initialize a new configuration by pulsing the $\overline{\text{PROGRAM}}$ pin Low or cycling V_{CC} .

Cyclic Redundancy Check (CRC) for Configuration and Readback

The Cyclic Redundancy Check is a method of error detection in data transmission applications. Generally, the transmitting system performs a calculation on the serial bitstream. The result of this calculation is tagged onto the data stream as additional check bits. The receiving system performs an identical calculation on the bitstream and compares the result with the received checksum.

Each data frame of the configuration bitstream has four error bits at the end, as shown in Table 16. If a frame data error is detected during the loading of the FPGA, the configuration process with a potentially corrupted bitstream is terminated. The FPGA pulls the INIT pin Low and goes into a Wait state.



Table 17: Spartan/XL Program Data

Device	XC	CS05	XC	S10	XC	XCS20		S30	XC	S40
Max System Gates	5,	000	10,000		20	20,000		30,000		,000
CLBs (Row x Col.)	100 (10 x 10)		196 (14 x 14)		400 (20 x 20)			576 x 24)	-	'84 x 28)
IOBs	80		1	112		160		92	20)5 ⁽⁴⁾
Part Number	XCS05	XCS05XL	XCS10	XCS10XL	XCS20	XCS20XL	XCS30	XCS30XL	XCS40	XCS40XL
Supply Voltage	5V	3.3V	5V	3.3V	5V	3.3V	5V	3.3V	5V	3.3V
Bits per Frame	126	127	166	167	226	227	266	267	306	307
Frames	428	429	572	573	788	789	932	933	1,076	1,077
Program Data	53,936	54,491	94,960	95,699	178,096	179,111	247,920	249,119	329,264	330,647
PROM Size (bits)	53,984	54,544	95,008	95,752	178,144	179,160	247,968	249,168	329,312	330,696
Express Mode PROM Size (bits)	-	79,072	-	128,488	-	221,056	-	298,696	-	387,856

Notes:

- Bits per Frame = (10 x number of rows) + 7 for the top + 13 for the bottom + 1 + 1 start bit + 4 error check bits (+1 for Spartan-XL device)
 Number of Frames = (36 x number of columns) + 26 for the left edge + 41 for the right edge + 1 (+ 1 for Spartan-XL device)
 Program Data = (Bits per Frame x Number of Frames) + 8 postamble bits
 PROM Size = Program Data + 40 (header) + 8, rounded up to the nearest byte
- 2. The user can add more "1" bits as leading dummy bits in the header, or, if CRC = off, as trailing dummy bits at the end of any frame, following the four error check bits. However, the Length Count value must be adjusted for all such extra "one" bits, even for extra leading ones at the beginning of the header.
- 3. Express mode adds 57 (XCS05XL, XCS10XL), or 53 (XCS20XL, XCS30XL, XCS40XL) bits per frame, + additional start-up bits.
- 4. XCS40XL provided 224 max I/O in CS280 package discontinued by PDN2004-01.

During Readback, 11 bits of the 16-bit checksum are added to the end of the Readback data stream. The checksum is computed using the CRC-16 CCITT polynomial, as shown in Figure 29. The checksum consists of the 11 most significant bits of the 16-bit code. A change in the checksum indicates a change in the Readback bitstream. A comparison to a previous checksum is meaningful only if the readback

data is independent of the current device state. CLB outputs should not be included (Readback Capture option not used), and if RAM is present, the RAM content must be unchanged.

Statistically, one error out of 2048 might go undetected.






Figure 29: Circuit for Generating CRC-16

Configuration Sequence

There are four major steps in the Spartan/XL FPGA power-up configuration sequence.

- · Configuration Memory Clear
- Initialization
- Configuration
- Start-up

The full process is illustrated in Figure 30.

Configuration Memory Clear

When power is first applied or is reapplied to an FPGA, an internal circuit forces initialization of the configuration logic. When V_{CC} reaches an operational level, and the circuit passes the write and read test of a sample pair of configuration bits, a time delay is started. This time delay is nominally 16 ms. The delay is four times as long when in Master Serial Mode to allow ample time for all slaves to reach a stable V_{CC} . When all $\overline{\text{INIT}}$ pins are tied together, as recommended, the longest delay takes precedence. Therefore, devices with different time delays can easily be mixed and matched in a daisy chain.

This delay is applied only on power-up. It is not applied when reconfiguring an FPGA by pulsing the PROGRAM pin

Low. During this time delay, or as long as the PROGRAM input is asserted, the configuration logic is held in a Configuration Memory Clear state. The configuration-memory frames are consecutively initialized, using the internal oscillator.

At the end of each complete pass through the frame addressing, the power-on time-out delay circuitry and the level of the $\overline{PROGRAM}$ pin are tested. If neither is asserted, the logic initiates one additional clearing of the configuration frames and then tests the \overline{INIT} input.

Initialization

During initialization and configuration, user pins HDC, $\overline{\text{LDC}}$, $\overline{\text{INIT}}$ and DONE provide status outputs for the system interface. The outputs $\overline{\text{LDC}}$, $\overline{\text{INIT}}$ and DONE are held Low and HDC is held High starting at the initial application of power.

The open drain $\overline{\text{INIT}}$ pin is released after the final initialization pass through the frame addresses. There is a deliberate delay before a Master-mode device recognizes an inactive $\overline{\text{INIT}}$. Two internal clocks after the $\overline{\text{INIT}}$ pin is recognized as High, the device samples the MODE pin to determine the configuration mode. The appropriate interface lines become active and the configuration preamble and data can be loaded.



Readback Abort

When the Readback Abort option is selected, a High-to-Low transition on RDBK.TRIG terminates the Readback operation and prepares the logic to accept another trigger.

After an aborted Readback, additional clocks (up to one Readback clock per configuration frame) may be required to re-initialize the control logic. The status of Readback is indicated by the output control net RDBK.RIP. RDBK.RIP is High whenever a readback is in progress.

Clock Select

CCLK is the default clock. However, the user can insert another clock on RDBK.CLK. Readback control and data are clocked on rising edges of RDBK.CLK. If Readback must be inhibited for security reasons, the Readback control nets are simply not connected. RDBK.CLK is located in the lower right chip corner.

Violating the Maximum High and Low Time Specification for the Readback Clock

The Readback clock has a maximum High and Low time specification. In some cases, this specification cannot be

met. For example, if a processor is controlling Readback, an interrupt may force it to stop in the middle of a readback. This necessitates stopping the clock, and thus violating the specification.

The specification is mandatory only on clocking data at the end of a frame prior to the next start bit. The transfer mechanism will load the data to a shift register during the last six clock cycles of the frame, prior to the start bit of the following frame. This loading process is dynamic, and is the source of the maximum High and Low time requirements.

Therefore, the specification only applies to the six clock cycles prior to and including any start bit, including the clocks before the first start bit in the Readback data stream. At other times, the frame data is already in the register and the register is not dynamic. Thus, it can be shifted out just like a regular shift register.

The user must precisely calculate the location of the Readback data relative to the frame. The system must keep track of the position within a data frame, and disable interrupts before frame boundaries. Frame lengths and data formats are listed in Table 16 and Table 17.



Readback Switching Characteristics Guidelines

The following guidelines reflect worst-case values over the recommended operating conditions.




Figure 33: Spartan and Spartan-XL Readback Timing Diagram

Spartan and Spartan-XL Readback Switching Characteristics

Symbol		Description	Min	Max	Units
T _{RTRC}	rdbk.TRIG	rdbk.TRIG setup to initiate and abort Readback	200	-	ns
T _{RCRT}		rdbk.TRIG hold to initiate and abort Readback	50	-	ns
T _{RCRD}	rdclk.l	rdbk.DATA delay	-	250	ns
T _{RCRR}		rdbk.RIP delay	-	250	ns
T _{RCH}		High time	250	500	ns
T _{RCL}		Low time	250	500	ns

- 1. Timing parameters apply to all speed grades.
- 2. If rdbk.TRIG is High prior to Finished, Finished will trigger the first Readback.



Capacitive Load Factor

Figure 34 shows the relationship between I/O output delay and load capacitance. It allows a user to adjust the specified output delay if the load capacitance is different than 50 pF. For example, if the actual load capacitance is 120 pF, add 2.5 ns to the specified delay. If the load capacitance is 20 pF, subtract 0.8 ns from the specified output delay. Figure 34 is usable over the specified operating conditions of voltage and temperature and is independent of the output slew rate control.




Figure 34: Delay Factor at Various Capacitive Loads



Spartan Family IOB Input Switching Characteristic Guidelines

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE

in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature).

			-	4	-	3	
Symbol	Description	Device	Min	Max	Min	Max	Units
Setup Tin	nes - TTL Inputs ⁽¹⁾			•	•		
T _{ECIK}	Clock Enable (EC) to Clock (IK), no delay	All devices	1.6	-	2.1	-	ns
T _{PICK}	Pad to Clock (IK), no delay	All devices	1.5	-	2.0	-	ns
Hold Time	es	·					
T _{IKEC}	Clock Enable (EC) to Clock (IK), no delay	All devices	0.0	-	0.9	-	ns
	All Other Hold Times	All devices	0.0	-	0.0	-	ns
Propagat	ion Delays - TTL Inputs ⁽¹⁾	,					
T _{PID}	Pad to I1, I2	All devices	-	1.5	-	2.0	ns
T _{PLI}	Pad to I1, I2 via transparent input latch, no delay	All devices	-	2.8	-	3.6	ns
T _{IKRI}	Clock (IK) to I1, I2 (flip-flop)	All devices	-	2.7	-	2.8	ns
T _{IKLI}	Clock (IK) to I1, I2 (latch enable, active Low)	All devices	-	3.2	-	3.9	ns
Delay Ad	der for Input with Delay Option			I	I	II.	
T _{Delay}	$T_{\text{ECIKD}} = T_{\text{ECIK}} + T_{\text{Delay}}$	XCS05	3.6	-	4.0	-	ns
	$T_{PICKD} = T_{PICK} + T_{Delay}$	XCS10	3.7	-	4.1	-	ns
	$T_{PDLI} = T_{PLI} + T_{Delay}$	XCS20	3.8	-	4.2	-	ns
		XCS30	4.5	-	5.0	-	ns
		XCS40	5.5	-	5.5	-	ns
Global Se	et/Reset			I	I	II.	
T_{MRW}	Minimum GSR pulse width	All devices	11.5	-	13.5	-	ns
T _{RRI}	Delay from GSR input to any Q	XCS05		9.0	-	11.3	ns
		XCS10	-	9.5	-	11.9	ns
		XCS20	-	10.0	-	12.5	ns
		XCS30	-	10.5	-	13.1	ns
		XCS40	-	11.0	-	13.8	ns

- 1. Delay adder for CMOS Inputs option: for -3 speed grade, add 0.4 ns; for -4 speed grade, add 0.2 ns.
- 2. Input pad setup and hold times are specified with respect to the internal clock (IK). For setup and hold times with respect to the clock input, see the pin-to-pin parameters in the Pin-to-Pin Input Parameters table.
- 3. Voltage levels of unused pads, bonded or unbonded, must be valid logic levels. Each can be configured with the internal pull-up (default) or pull-down resistor, or configured as a driven output, or can be driven from an external source.



Spartan-XL Family Detailed Specifications

Definition of Terms

In the following tables, some specifications may be designated as Advance or Preliminary. These terms are defined as follows:

Advance: Initial estimates based on simulation and/or extrapolation from other speed grades, devices, or device families. Values are subject to change. Use as estimates, not for production.

Preliminary: Based on preliminary characterization. Further changes are not expected.

Unmarked: Specifications not identified as either Advance or Preliminary are to be considered Final.

Notwithstanding the definition of the above terms, all specifications are subject to change without notice.

Except for pin-to-pin input and output parameters, the AC parameter delay specifications included in this document are derived from measuring internal test patterns. All specifications are representative of worst-case supply voltage and junction temperature conditions. The parameters included are common to popular designs and typical applications.

Spartan-XL Family Absolute Maximum Ratings⁽¹⁾

Symbol	Descri	Value	Units	
V _{CC}	Supply voltage relative to GND		-0.5 to 4.0	V
V _{IN}	Input voltage relative to GND	5V Tolerant I/O Checked ^(2, 3)	-0.5 to 5.5	V
		Not 5V Tolerant I/Os ^(4, 5)	-0.5 to $V_{CC} + 0.5$	V
V _{TS}	Voltage applied to 3-state output	5V Tolerant I/O Checked ^(2, 3)	-0.5 to 5.5	V
		Not 5V Tolerant I/Os ^(4, 5)	-0.5 to $V_{CC} + 0.5$	V
T _{STG}	Storage temperature (ambient)		-65 to +150	°C
T _J	Junction temperature	Plastic packages	+125	°C

Notes:

- Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress
 ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions
 is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.
- 2. With 5V Tolerant I/Os selected, the Maximum DC overshoot must be limited to either +5.5V or 10 mA and undershoot (below GND) must be limited to either 0.5V or 10 mA, whichever is easier to achieve.
- 3. With 5V Tolerant I/Os selected, the Maximum AC (during transitions) conditions are as follows; the device pins may undershoot to -2.0V or overshoot to + 7.0V, provided this overshoot or undershoot lasts no more than 11 ns with a forcing current no greater than 100 mA.
- 4. Without 5V Tolerant I/Os selected, the Maximum DC overshoot or undershoot must be limited to either 0.5V or 10 mA, whichever is easier to achieve.
- 5. Without 5V Tolerant I/Os selected, the Maximum AC conditions are as follows; the device pins may undershoot to –2.0V or overshoot to V_{CC} + 2.0V, provided this overshoot or undershoot lasts no more than 11 ns with a forcing current no greater than 100 mA.
- 6. For soldering guidelines, see the Package Information on the Xilinx website.

Spartan-XL Family Recommended Operating Conditions

Symbol	Description	Min	Max	Units	
V_{CC}	Supply voltage relative to GND, T _J = 0°C to +85°C	Commercial	3.0	3.6	V
	Supply voltage relative to GND, $T_J = -40^{\circ}C$ to $+100^{\circ}C^{(1)}$	Industrial	3.0	3.6	V
V _{IH}	High-level input voltage ⁽²⁾		50% of V _{CC}	5.5	V
V _{IL}	Low-level input voltage ⁽²⁾	0	30% of V _{CC}	V	
T _{IN}	Input signal transition time		-	250	ns

- At junction temperatures above those listed as Operating Conditions, all delay parameters increase by 0.35% per °C.
- Input and output measurement threshold is ~50% of V_{CC}.



Spartan-XL Family IOB Input Switching Characteristic Guidelines

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE

in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature).

				Speed	Grade		
			-	5	-	4	
Symbol	Description	Device	Min	Max	Min	Max	Units
Setup Tim	es						
T _{ECIK}	Clock Enable (EC) to Clock (IK)	All devices	0.0	-	0.0	-	ns
T _{PICK}	Pad to Clock (IK), no delay	All devices	1.0	-	1.2	-	ns
T _{POCK}	Pad to Fast Capture Latch Enable (OK), no delay	All devices	0.7	-	0.8	-	ns
Hold Time	es				•		
	All Hold Times	All devices	0.0	-	0.0	-	ns
Propagati	on Delays				•		
T _{PID}	Pad to I1, I2	All devices	-	0.9	-	1.1	ns
T _{PLI}	Pad to I1, I2 via transparent input latch, no delay	All devices	-	2.1	-	2.5	ns
T _{IKRI}	Clock (IK) to I1, I2 (flip-flop)	All devices	-	1.0	-	1.1	ns
T _{IKLI}	Clock (IK) to I1, I2 (latch enable, active Low)	All devices	-	1.1	-	1.2	ns
Delay Add	ler for Input with Full Delay Option				•		
T _{Delay}	$T_{PICKD} = T_{PICK} + T_{Delay}$	XCS05XL	4.0	-	4.7	-	ns
	$T_{PDLI} = T_{PLI} + T_{Delay}$	XCS10XL	4.8	-	5.6	-	ns
		XCS20XL	5.0	-	5.9	-	ns
		XCS30XL	5.5	-	6.5	-	ns
		XCS40XL	6.5	-	7.6	-	ns
Global Se	t/Reset	"		ı	1	ı	i.
T _{MRW}	Minimum GSR pulse width	All devices	10.5	-	11.5	-	ns
T _{RRI}	Delay from GSR input to any Q	XCS05XL	-	9.0	-	10.5	ns
		XCS10XL	-	9.5	-	11.0	ns
		XCS20XL	-	10.0	-	11.5	ns
		XCS30XL	-	11.0	-	12.5	ns
		XCS40XL	-	12.0	-	13.5	ns

- 1. Input pad setup and hold times are specified with respect to the internal clock (IK). For setup and hold times with respect to the clock input, see the pin-to-pin parameters in the Pin-to-Pin Input Parameters table.
- 2. Voltage levels of unused pads, bonded or unbonded, must be valid logic levels. Each can be configured with the internal pull-up (default) or pull-down resistor, or configured as a driven output, or can be driven from an external source.



XCS10 and XCS10XL Device Pinouts

XCS10/XL					Bndry
Pad Name	PC84 ⁽⁴⁾	VQ100	CS144 ^(2,4)	TQ144	Scan
VCC	P33	P25	N1	P37	-
Not	P34	P26	N2	P38	174 ⁽¹⁾
Connect-					
ed ⁽¹⁾					
PWRDWN ⁽²					
)					
I/O,	P35	P27	М3	P39	175 ⁽³⁾
PGCK2 ⁽¹⁾					
GCK3 ⁽²⁾	D00	Doo	NO	D.10	470 (3)
I/O (HDC)	P36	P28	N3	P40	178 ⁽³⁾
1/0	-	-	K4	P41	181 ⁽³⁾
1/0	-	-	L4	P42	184 (3)
I/O (I DC)	- D07	P29	M4	P43	187 ⁽³⁾
I/O (LDC)	P37	P30	N4	P44	190 ⁽³⁾
GND	-	-	K5	P45	193 ⁽³⁾
I/O I/O	-	-	L5 M5	P46 P47	193 ⁽³⁾
	- D00	- D01	N5	P47 P48	196 ⁽³⁾
I/O I/O	P38	P31 P32	K6	P46 P49	202 (3)
I/O	P39	P32	L6	P49 P50	202 (3)
I/O	-	P33	M6	P50 P51	208 (3)
I/O	P40	P35	N6	P52	211 ⁽³⁾
	P40 P41	P35	M7	P52	211 ⁽³⁾
I/O (INIT) VCC	P42	P37	N7	P54	214 (9)
GND	P43	P38	L7	P55	-
I/O	P44	P39	K7	P56	217 ⁽³⁾
I/O	P45	P40	N8	P57	220 (3)
I/O	1 43	P41	M8	P58	223 (3)
I/O	_	P42	L8	P59	226 ⁽³⁾
I/O	P46	P43	K8	P60	229 (3)
I/O	P47	P44	N9	P61	232 (3)
I/O	-	-	M9	P62	235 (3)
I/O	_	-	L9	P63	238 (3)
GND	_	_	K9	P64	-
I/O	P48	P45	N10	P65	241 ⁽³⁾
I/O	P49	P46	M10	P66	244 (3)
I/O	-	-	L10	P67	247 ⁽³⁾
I/O	-	-	N11	P68	250 ⁽³⁾
I/O	P50	P47	M11	P69	253 ⁽³⁾
I/O,	P51	P48	L11	P70	256 ⁽³⁾
SGCK3 ⁽¹⁾					
GCK4 ⁽²⁾					
GND	P52	P49	N12	P71	-
DONE	P53	P50	M12	P72	-
VCC	P54	P51	N13	P73	-
PROGRAM	P55	P52	M13	P74	-
I/O (D7 ⁽²⁾)	P56	P53	L12	P75	259 ⁽³⁾

XCS10 and XCS10XL Device Pinouts

XCS10/XL	(4)		(0.4)		Bndry
Pad Name	PC84 ⁽⁴⁾	VQ100	CS144 ^(2,4)	TQ144	Scan
I/O,	P57	P54	L13	P76	262 ⁽³⁾
PGCK3 ⁽¹⁾ GCK5 ⁽²⁾					
I/O	-	-	K10	P77	265 ⁽³⁾
I/O	-	-	K11	P78	268 ⁽³⁾
I/O (D6 ⁽²⁾)	P58	P55	K12	P79	271 ⁽³⁾
I/O	-	P56	K13	P80	274 (3)
GND	-	-	J10	P81	-
I/O	-	-	J11	P82	277 (3)
I/O	-	-	J12	P83	280 (3)
I/O (D5 ⁽²⁾)	P59	P57	J13	P84	283 ⁽³⁾
I/O	P60	P58	H10	P85	286 ⁽³⁾
I/O	-	P59	H11	P86	289 ⁽³⁾
I/O	-	P60	H12	P87	292 ⁽³⁾
I/O (D4 ⁽²⁾)	P61	P61	H13	P88	295 ⁽³⁾
I/O	P62	P62	G12	P89	298 ⁽³⁾
VCC	P63	P63	G13	P90	-
GND	P64	P64	G11	P91	-
I/O (D3 ⁽²⁾)	P65	P65	G10	P92	301 ⁽³⁾
I/O	P66	P66	F13	P93	304 ⁽³⁾
I/O	-	P67	F12	P94	307 ⁽³⁾
I/O	-	-	F11	P95	310 ⁽³⁾
I/O (D2 ⁽²⁾)	P67	P68	F10	P96	313 ⁽³⁾
I/O	P68	P69	E13	P97	316 ⁽³⁾
I/O	-	-	E12	P98	319 ⁽³⁾
I/O	-	-	E11	P99	322 (3)
GND	-	-	E10	P100	-
I/O (D1 ⁽²⁾)	P69	P70	D13	P101	325 ⁽³⁾
I/O	P70	P71	D12	P102	328 ⁽³⁾
I/O	-	-	D11	P103	331 ⁽³⁾
I/O	-	-	C13	P104	334 ⁽³⁾
I/O (D0 ⁽²⁾ , DIN)	P71	P72	C12	P105	337 ⁽³⁾
I/O,	P72	P73	C11	P106	340 (3)
SGCK4 ⁽¹⁾					
GCK6 ⁽²⁾					
(DOUT)					
CCLK	P73	P74	B13	P107	-
VCC	P74	P75	B12	P108	-
O, TDO	P75	P76	A13	P109	0
GND	P76	P77	A12	P110	-
I/O	P77	P78	B11	P111	2
I/O,	P78	P79	A11	P112	5
PGCK4 ⁽¹⁾					
GCK7 ⁽²⁾			D10	D110	0
1/0	-	-	D10	P113	8
1/0	- D70	-	C10	P114	11
I/O (CS1 ⁽²⁾)	P79	P80	B10	P115	14



XCS40 and XCS40XL Device Pinouts

XCS40/XL **Bndry** CS280^(2,5) **Pad Name PQ208 PQ240 BG256** Scan GND GND⁽⁴⁾ GND⁽⁴⁾ P25 P29 VCC P26 P30 VCC⁽⁴⁾ VCC⁽⁴⁾ I/O P31 P27 L2 K3 254 I/O P28 P32 L3 K4 257 I/O P33 K5 P29 L4 260 I/O P30 P34 M1 L1 263 I/O P31 P35 M2 L2 266 I/O P32 P36 МЗ L3 269 I/O M4 L4 272 -I/O М1 275 I/O P38 N1 M2 278 I/O P39 N2 МЗ 281 VCC⁽⁴⁾ VCC⁽⁴⁾ VCC P33 P40 I/O P34 P41 Р1 N₁ 284 I/O P35 P42 P2 N2 287 I/O P36 P43 R1 N3 290 I/O P37 P44 Р3 N4 293 **GND** P38 P45 GND⁽⁴⁾ GND⁽⁴⁾ I/O P46 T1 P1 296 I/O P39 P47 R3 P2 299 I/O P40 P48 T2 Р3 302 I/O P41 P49 U1 P4 305 I/O P42 P50 T3 P5 308 I/O P43 P51 U2 R1 311 I/O R2 314 I/O R4 317 --I/O P44 P52 V1 T1 320 I/O P45 P53 T4 T2 323 P46 I/O U3 P54 Т3 326 I/O P47 P55 V2 U1 329 I/O P48 P56 W1 V1 332 I/O, P49 P57 V3 U2 335 SGCK2⁽¹⁾. GCK2 (2) Not P50 P58 W2 V2 338 Connected⁽¹⁾ $M1^{(2)}$ GND GND⁽⁴⁾ GND⁽⁴⁾ P51 P59 $MODE^{(1)}$. P52 P60 Υ1 W1 341 $M0^{(2)}$ VCC P53 P61 VCC(4) VCC⁽⁴⁾ 342(1) Not P54 P62 W3 V3 Connected⁽¹⁾ PWRDWN⁽²⁾ 343 (3) I/O, P55 P63 Y2 W2 PGCK2(1), GCK3⁽²⁾

XCS40 and XCS40XL Device Pinouts

XCS40/XL Pad Name	PQ208 PQ240		BG256	CS280 ^(2,5)	Bndry Scan
I/O (HDC)	P56	P56 P64 W4		W3	346 ⁽³⁾
I/O	P57	P65	V4	T4	349 ⁽³⁾
I/O	P58	P66	U5	U4	352 ⁽³⁾
I/O	P59	P67	Y3	V4	355 ⁽³⁾
I/O (LDC)	P60	P68	Y4	W4	358 ⁽³⁾
I/O	-	-	-	R5	361 ⁽³⁾
I/O	-	-	-	U5	364 ⁽³⁾
I/O	P61	P69	V5	T5	367 ⁽³⁾
I/O	P62	P70	W5	W5	370 ⁽³⁾
I/O	P63	P71	Y5	R6	373 ⁽³⁾
I/O	P64	P72	V6	U6	376 ⁽³⁾
I/O	P65	P73	W6	V6	379 ⁽³⁾
I/O	-	P74	Y6	T6	382 (3)
GND	P66	P75	GND ⁽⁴⁾	GND ⁽⁴⁾	-
I/O	P67	P76	W7	W6	385 (3)
I/O	P68	P77	Y7	U7	388 (3)
I/O	P69	P78	V8	V7	391 ⁽³⁾
I/O	P70	P79	W8	W7	394 ⁽³⁾
VCC	P71	P80	VCC ⁽⁴⁾	VCC ⁽⁴⁾	-
I/O	P72	P81	Y8	W8	397 ⁽³⁾
I/O	P73	P82	U9	U8	400 (3)
I/O	-	-	V9	V8	403 ⁽³⁾
I/O	-	-	W9	T8	406 ⁽³⁾
I/O	-	P84	Y9	W9	409 (3)
I/O	-	P85	W10	V9	412 ⁽³⁾
I/O	P74	P86	V10	U9	415 ⁽³⁾
I/O	P75	P87	Y10	T9	418 ⁽³⁾
I/O	P76	P88	Y11	W10	421 ⁽³⁾
I/O (INIT)	P77	P89	W11	V10	424 ⁽³⁾
VCC	P78	P90	VCC ⁽⁴⁾	VCC ⁽⁴⁾	VCC ⁽⁴⁾
GND	P79	P91	GND ⁽⁴⁾	GND ⁽⁴⁾	-
I/O	P80	P92	V11	T10	427 ⁽³⁾
I/O	P81	P93	U11	R10	430 ⁽³⁾
I/O	P82	P94	Y12	W11	433 ⁽³⁾
I/O	P83	P95	W12	V11	436 ⁽³⁾
I/O	P84	P96	V12	U11	439 ⁽³⁾
I/O	P85	P97	U12	T11	442 ⁽³⁾
I/O	-	-	Y13	W12	445 ⁽³⁾
I/O	-	-	W13	V12	448 ⁽³⁾
I/O	-	P99	V13	U12	451 ⁽³⁾
I/O	-	P100	Y14	T12	454 ⁽³⁾
VCC	P86	P101	VCC ⁽⁴⁾	VCC ⁽⁴⁾	-
I/O	P87	P102	Y15	V13	457 ⁽³⁾
I/O	P88	P103	V14	U13	460 ⁽³⁾
I/O	P89	P104	W15	T13	463 ⁽³⁾



Table 20: User I/O Chart for Spartan/XL FPGAs


	Max I/O	Package Type								
Device		PC84 ⁽¹⁾	VQ100 ⁽¹⁾	CS144 ⁽¹⁾	TQ144	PQ208	PQ240	BG256 ⁽¹⁾	CS280 ⁽¹⁾	
XCS05	80	61 ⁽¹⁾	77	-	-	-	-	-	-	
XCS10	112	61 ⁽¹⁾	77	-	112	-	-	-	-	
XCS20	160	-	77	-	113	160	-	-	-	
XCS30	192	-	77 ⁽¹⁾	-	113	169	192	192 ⁽¹⁾	-	
XCS40	224	-	-	-	-	169	192	205	-	
XCS05XL	80	61 ⁽¹⁾	77 ⁽²⁾	-	-	-	-	-	-	
XCS10XL	112	61 ⁽¹⁾	77 ⁽²⁾	112 ⁽¹⁾	112 ⁽²⁾	-	-	-	-	
XCS20XL	160	-	77 ⁽²⁾	113 ⁽¹⁾	113 ⁽²⁾	160 ⁽²⁾	-	-	-	
XCS30XL	192	-	77 ⁽²⁾	-	113 ⁽²⁾	169 ⁽²⁾	192 ⁽²⁾	192 ⁽²⁾	192 ⁽¹⁾	
XCS40XL	224	-	-	-	-	169 ⁽²⁾	192 ⁽²⁾	205 ⁽²⁾	224 ⁽¹⁾	
6/25/08									·	

0/23/00

Notes:

- PC84, CS144, and CS280 packages, and VQ100 and BG256 packages for XCS30 only, discontinued by PDN2004-01
- 2. These Spartan-XL devices are available in Pb-free package options. The Pb-free packages insert a "G" in the package code. Contact Xilinx for availability.

Ordering Information



BG = Ball Grid Array VQ = Very Thin Quad Flat Pack

BGG = Ball Grid Array (Pb-free) VQG = Very Thin Quad Flat Pack (Pb-free)

PC = Plastic Lead Chip Carrier TQ = Thin Quad Flat Pack

PQ = Plastic Quad Flat Pack TQG = Thin Quad Flat Pack (Pb-free)