



Welcome to [E-XFL.COM](#)

### **Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

Product Status	Obsolete
Number of LABs/CLBs	1452
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	180
Number of Gates	24000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TJ)
Package / Case	256-BFCQFP Exposed Pad and Tie Bar
Supplier Device Package	256-CQFP (75x75)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microsemi/5962-9956904qxc">https://www.e-xfl.com/product-detail/microsemi/5962-9956904qxc</a>

## Chip Architecture

The SX family chip architecture provides a unique approach to module organization and chip routing that delivers the best register/logic mix for a wide variety of new and emerging applications.

## Module Organization

Actel has arranged all C-cell and R-cell logic modules into horizontal banks called *clusters*. There are two types of *clusters*: Type 1 contains two C-cells and one R-cell, while Type 2 contains one C-cell and two R-cells.

To increase design efficiency and device performance, Actel has further organized these modules into *SuperClusters* (Figure 1-4). SuperCluster 1 is a two-wide grouping of Type 1 clusters. SuperCluster 2 is a two-wide group containing one Type 1 cluster and one Type 2 cluster. SX devices feature more SuperCluster 1 modules than SuperCluster 2 modules because designers typically require significantly more combinatorial logic than flip-flops.




Figure 1-3 • C-Cell




Figure 1-4 • Cluster Organization

Table 1-4 • Recommended Operating Conditions

Parameter	Commercial	Industrial	Military	Units
Temperature Range*	0 to + 70	-40 to + 85	-55 to +125	°C
3.3 V Power Supply Tolerance	±10	±10	±10	%V <sub>CC</sub>
5.0 V Power Supply Tolerance	±5	±10	±10	%V <sub>CC</sub>

Note: \*Ambient temperature ( $T_A$ ) is used for commercial and industrial; case temperature ( $T_C$ ) is used for military.

Table 1-5 • Electrical Specifications

Symbol	Parameter	Commercial		Industrial		Units
		Min.	Max.	Min.	Max.	
V <sub>OH</sub>	(I <sub>OH</sub> = -20 µA) (CMOS) (I <sub>OH</sub> = -8 mA) (TTL) (I <sub>OH</sub> = -6 mA) (TTL)	(V <sub>CCI</sub> - 0.1) 2.4	V <sub>CCI</sub> V <sub>CCI</sub>	(V <sub>CCI</sub> - 0.1) 2.4	V <sub>CCI</sub> V <sub>CCI</sub>	V
V <sub>OL</sub>	(I <sub>OL</sub> = 20 µA) (CMOS) (I <sub>OL</sub> = 12 mA) (TTL) (I <sub>OL</sub> = 8 mA) (TTL)		0.10 0.50		0.50	V
V <sub>IL</sub>			0.8		0.8	V
V <sub>IH</sub>		2.0		2.0		V
t <sub>R</sub> , t <sub>F</sub>	Input Transition Time t <sub>R</sub> , t <sub>F</sub>		50		50	ns
C <sub>IO</sub>	C <sub>IO</sub> I/O Capacitance		10		10	pF
I <sub>CC</sub>	Standby Current, I <sub>CC</sub>		4.0		4.0	mA
I <sub>CC(D)</sub>	I <sub>CC(D)</sub> I <sub>Dynamic</sub> V <sub>CC</sub> Supply Current	See "Evaluating Power in SX Devices" on page 1-16.				


## A54SX16P AC Specifications (3.3 V PCI Operation)

Table 1-9 • A54SX16P AC Specifications (3.3 V PCI Operation)

<b>Symbol</b>	<b>Parameter</b>	<b>Condition</b>	<b>Min.</b>	<b>Max.</b>	<b>Units</b>
$I_{OH(AC)}$	Switching Current High	$0 < V_{OUT} \leq 0.3V_{CC}$ <sup>1</sup>			mA
		$0.3V_{CC} \leq V_{OUT} < 0.9V_{CC}$ <sup>1</sup>	-12 $V_{CC}$		mA
		$0.7V_{CC} < V_{OUT} < V_{CC}$ <sup>1, 2</sup>	-17.1 + ( $V_{CC} - V_{OUT}$ )	EQ 1-3 on page 1-14	
	(Test Point)	$V_{OUT} = 0.7V_{CC}$ <sup>2</sup>		-32 $V_{CC}$	mA
$I_{OL(AC)}$	Switching Current High	$V_{CC} > V_{OUT} \geq 0.6V_{CC}$ <sup>1</sup>			mA
		$0.6V_{CC} > V_{OUT} > 0.1V_{CC}$ <sup>1</sup>	16 $V_{CC}$		mA
		$0.18V_{CC} > V_{OUT} > 0$ <sup>1, 2</sup>	26.7 $V_{OUT}$	EQ 1-4 on page 1-14	mA
	(Test Point)	$V_{OUT} = 0.18V_{CC}$ <sup>2</sup>		38 $V_{CC}$	
$I_{CL}$	Low Clamp Current	$-3 < V_{IN} \leq -1$	-25 + ( $V_{IN} + 1$ )/0.015		mA
$I_{CH}$	High Clamp Current	$-3 < V_{IN} \leq -1$	25 + ( $V_{IN} - V_{OUT} - 1$ )/0.015		mA
slew <sub>R</sub>	Output Rise Slew Rate <sup>3</sup>	0.2 $V_{CC}$ to 0.6 $V_{CC}$ load	1	4	V/ns
slew <sub>F</sub>	Output Fall Slew Rate <sup>3</sup>	0.6 $V_{CC}$ to 0.2 $V_{CC}$ load	1	4	V/ns

**Notes:**

1. Refer to the  $V/I$  curves in Figure 1-10 on page 1-14. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to CLK and RST# which are system outputs. "Switching Current High" specification are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD# which are open drain outputs.
2. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (C and D) are provided with the respective diagrams in Figure 1-10 on page 1-14. The equation defined maxima should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.
3. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per the latest revision of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is required (the maximum is no longer simply a guideline). Rise slew rate does not apply to open drain outputs.



## Evaluating Power in SX Devices

A critical element of system reliability is the ability of electronic devices to safely dissipate the heat generated during operation. The thermal characteristics of a circuit depend on the device and package used, the operating temperature, the operating current, and the system's ability to dissipate heat.

You should complete a power evaluation early in the design process to help identify potential heat-related problems in the system and to prevent the system from exceeding the device's maximum allowed junction temperature.

The actual power dissipated by most applications is significantly lower than the power the package can dissipate. However, a thermal analysis should be performed for all projects. To perform a power evaluation, follow these steps:

1. Estimate the power consumption of the application.
2. Calculate the maximum power allowed for the device and package.
3. Compare the estimated power and maximum power values.

## Estimating Power Consumption

The total power dissipation for the SX family is the sum of the DC power dissipation and the AC power dissipation. Use EQ 1-5 to calculate the estimated power consumption of your application.

$$P_{\text{Total}} = P_{\text{DC}} + P_{\text{AC}}$$

EQ 1-5

## DC Power Dissipation

The power due to standby current is typically a small component of the overall power. The Standby power is shown in Table 1-12 for commercial, worst-case conditions (70°C).

Table 1-12 • Standby Power

I <sub>cc</sub>	V <sub>cc</sub>	Power
4 mA	3.6 V	14.4 mW

The DC power dissipation is defined in EQ 1-6.

$$P_{\text{DC}} = (I_{\text{standby}}) \times V_{\text{CCA}} + (I_{\text{standby}}) \times V_{\text{CCR}} + (I_{\text{standby}}) \times V_{\text{CCI}} + xV_{\text{OL}} \times I_{\text{OL}} + y(V_{\text{CCI}} - V_{\text{OH}}) \times V_{\text{OH}}$$

EQ 1-6

## AC Power Dissipation

The power dissipation of the SX Family is usually dominated by the dynamic power dissipation. Dynamic power dissipation is a function of frequency, equivalent capacitance, and power supply voltage. The AC power dissipation is defined in EQ 1-7 and EQ 1-8.

$$P_{\text{AC}} = P_{\text{Module}} + P_{\text{RCLKA Net}} + P_{\text{RCLKB Net}} + P_{\text{HCLK Net}} + P_{\text{Output Buffer}} + P_{\text{Input Buffer}}$$

EQ 1-7

$$P_{\text{AC}} = V_{\text{CCA}}^2 \times [(m \times C_{\text{EQM}} \times f_m)_{\text{Module}} + (n \times C_{\text{EQI}} \times f_n)_{\text{Input Buffer}} + (p \times (C_{\text{EQO}} + C_L) \times f_p)_{\text{Output Buffer}} + (0.5 \times (q_1 \times C_{\text{EQCR}} \times f_{q1}) + (r_1 \times f_{q1}))_{\text{RCLKA}} + (0.5 \times (q_2 \times C_{\text{EQCR}} \times f_{q2}) + (r_2 \times f_{q2}))_{\text{RCLKB}} + (0.5 \times (s_1 \times C_{\text{EQHV}} \times f_{s1}) + (C_{\text{EQHF}} \times f_{s1}))_{\text{HCLK}}]$$

EQ 1-8

### Definition of Terms Used in Formula

- m = Number of logic modules switching at  $f_m$
- n = Number of input buffers switching at  $f_n$
- p = Number of output buffers switching at  $f_p$
- $q_1$  = Number of clock loads on the first routed array clock
- $q_2$  = Number of clock loads on the second routed array clock
- x = Number of I/Os at logic low
- y = Number of I/Os at logic high
- $r_1$  = Fixed capacitance due to first routed array clock
- $r_2$  = Fixed capacitance due to second routed array clock
- $s_1$  = Number of clock loads on the dedicated array clock
- $C_{\text{EQM}}$  = Equivalent capacitance of logic modules in pF
- $C_{\text{EQI}}$  = Equivalent capacitance of input buffers in pF
- $C_{\text{EQO}}$  = Equivalent capacitance of output buffers in pF
- $C_{\text{EQCR}}$  = Equivalent capacitance of routed array clock in pF
- $C_{\text{EQHV}}$  = Variable capacitance of dedicated array clock
- $C_{\text{EQHF}}$  = Fixed capacitance of dedicated array clock
- $C_L$  = Output lead capacitance in pF
- $f_m$  = Average logic module switching rate in MHz
- $f_n$  = Average input buffer switching rate in MHz
- $f_p$  = Average output buffer switching rate in MHz
- $f_{q1}$  = Average first routed array clock rate in MHz
- $f_{q2}$  = Average second routed array clock rate in MHz
- $f_{s1}$  = Average dedicated array clock rate in MHz

Figure 1-11 shows the characterized power dissipation numbers for the shift register design using frequencies ranging from 1 MHz to 200 MHz.




Figure 1-11 • Power Dissipation

## Junction Temperature ( $T_j$ )

The temperature that you select in Designer Series software is the junction temperature, not ambient temperature. This is an important distinction because the heat generated from dynamic power consumption is usually hotter than the ambient temperature. Use the equation below to calculate junction temperature.

$$\text{Junction Temperature} = \Delta T + T_a \quad EQ\ 1-13$$

Where:

$T_a$  = Ambient Temperature

$\Delta T$  = Temperature gradient between junction (silicon) and ambient

$$\Delta T = \theta_{ja} \times P$$

$P$  = Power calculated from Estimating Power Consumption section

$\theta_{ja}$  = Junction to ambient of package.  $\theta_{ja}$  numbers are located in the "Package Thermal Characteristics" section.

## Package Thermal Characteristics

The device junction to case thermal characteristic is  $\theta_{jc}$ , and the junction to ambient air characteristic is  $\theta_{ja}$ . The thermal characteristics for  $\theta_{ja}$  are shown with two different air flow rates.

The maximum junction temperature is 150 °C.

A sample calculation of the absolute maximum power dissipation allowed for a TQFP 176-pin package at commercial temperature and still air is as follows:

$$\text{Maximum Power Allowed} = \frac{\text{Max. junction temp. (°C)} - \text{Max. ambient temp. (°C)}}{\theta_{ja} (\text{°C/W})} = \frac{150^\circ\text{C} - 70^\circ\text{C}}{28^\circ\text{C/W}} = 2.86 \text{ W}$$

EQ 1-14

Table 1-15 • Package Thermal Characteristics

Package Type	Pin Count	$\theta_{JC}$	$\theta_{JA}$ Still Air	$\theta_{JA}$ 300 ft/min.	Units
Plastic Leaded Chip Carrier (PLCC)	84	12	32	22	°C/W
Thin Quad Flat Pack (TQFP)	144	11	32	24	°C/W
Thin Quad Flat Pack (TQFP)	176	11	28	21	°C/W
Very Thin Quad Flatpack (VQFP)	100	10	38	32	°C/W
Plastic Quad Flat Pack (PQFP) without Heat Spreader	208	8	30	23	°C/W
Plastic Quad Flat Pack (PQFP) with Heat Spreader	208	3.8	20	17	°C/W
Plastic Ball Grid Array (PBGA)	272	3	20	14.5	°C/W
Plastic Ball Grid Array (PBGA)	313	3	23	17	°C/W
Plastic Ball Grid Array (PBGA)	329	3	18	13.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	144	3.8	38.8	26.7	°C/W

**Note:** SX08 does not have a heat spreader.

Table 1-16 • Temperature and Voltage Derating Factors\*

$V_{CCA}$	Junction Temperature						
	-55	-40	0	25	70	85	125
<b>3.0</b>	0.75	0.78	0.87	0.89	1.00	1.04	1.16
<b>3.3</b>	0.70	0.73	0.82	0.83	0.93	0.97	1.08
<b>3.6</b>	0.66	0.69	0.77	0.78	0.87	0.92	1.02

**Note:** \*Normalized to worst-case commercial,  $T_J = 70^\circ\text{C}$ ,  $V_{CCA} = 3.0 \text{ V}$

## Register Cell Timing Characteristics




Figure 1-17 • Flip-Flops

## Timing Characteristics

Timing characteristics for SX devices fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all SX family members. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design is complete. Delay values may then be determined by using the DirectTime Analyzer utility or performing simulation with post-layout delays.

### Critical Nets and Typical Nets

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most time-critical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to 6% of the nets in a design may be designated as critical, while 90% of the nets in a design are typical.

### Long Tracks

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes five antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically up to 6 percent of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 8.4 ns delay. This additional delay is represented statistically in higher fanout ( $FO = 24$ ) routing delays in the datasheet specifications section.

### Timing Derating

SX devices are manufactured in a CMOS process. Therefore, device performance varies according to temperature, voltage, and process variations. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.

## A54SX16 Timing Characteristics

Table 1-18 • A54SX16 Timing Characteristics  
(Worst-Case Commercial Conditions,  $V_{CCR} = 4.75$  V,  $V_{CCA}, V_{CCI} = 3.0$  V,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	'-3' Speed		'-2' Speed		'-1' Speed		'Std' Speed		<b>Units</b>
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>C-Cell Propagation Delays<sup>1</sup></b>										
$t_{PD}$	Internal Array Module	0.6		0.7		0.8		0.9		ns
<b>Predicted Routing Delays<sup>2</sup></b>										
$t_{RD1}$	FO = 1 Routing Delay, Direct Connect	0.1		0.1		0.1		0.1		ns
$t_{RD2}$	FO = 1 Routing Delay, Fast Connect	0.3		0.4		0.4		0.5		ns
$t_{RD3}$	FO = 1 Routing Delay	0.3		0.4		0.4		0.5		ns
$t_{RD4}$	FO = 2 Routing Delay	0.6		0.7		0.8		0.9		ns
$t_{RD8}$	FO = 3 Routing Delay	0.8		0.9		1.0		1.2		ns
$t_{RD12}$	FO = 4 Routing Delay	1.0		1.2		1.4		1.6		ns
$t_{RD16}$	FO = 8 Routing Delay	1.9		2.2		2.5		2.9		ns
$t_{RD32}$	FO = 12 Routing Delay	2.8		3.2		3.7		4.3		ns
<b>R-Cell Timing</b>										
$t_{RCO}$	Sequential Clock-to-Q	0.8		1.1		1.2		1.4		ns
$t_{CLR}$	Asynchronous Clear-to-Q	0.5		0.6		0.7		0.8		ns
$t_{PRESET}$	Asynchronous Preset-to-Q	0.7		0.8		0.9		1.0		ns
$t_{SUD}$	Flip-Flop Data Input Set-Up	0.5		0.5		0.7		0.8		ns
$t_{HD}$	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
$t_{WASYN}$	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
<b>Input Module Propagation Delays</b>										
$t_{INYH}$	Input Data Pad-to-Y HIGH	1.5		1.7		1.9		2.2		ns
$t_{INYL}$	Input Data Pad-to-Y LOW	1.5		1.7		1.9		2.2		ns
<b>Predicted Input Routing Delays<sup>2</sup></b>										
$t_{IRD1}$	FO = 1 Routing Delay	0.3		0.4		0.4		0.5		ns
$t_{IRD2}$	FO = 2 Routing Delay	0.6		0.7		0.8		0.9		ns
$t_{IRD3}$	FO = 3 Routing Delay	0.8		0.9		1.0		1.2		ns
$t_{IRD4}$	FO = 4 Routing Delay	1.0		1.2		1.4		1.6		ns
$t_{IRD8}$	FO = 8 Routing Delay	1.9		2.2		2.5		2.9		ns
$t_{IRD12}$	FO = 12 Routing Delay	2.8		3.2		3.7		4.3		ns

**Notes:**

- For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- Delays based on 35 pF loading, except  $t_{ENZL}$  and  $t_{ENZH}$ . For  $t_{ENZL}$  and  $t_{ENZH}$ , the loading is 5 pF.

Table 1-18 • A54SX16 Timing Characteristics (Continued)  
(Worst-Case Commercial Conditions,  $V_{CCR} = 4.75$  V,  $V_{CCA}, V_{CCI} = 3.0$  V,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	'-3' Speed		'-2' Speed		'-1' Speed		'Std' Speed		<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
<b>Dedicated (Hardwired) Array Clock Network</b>										
$t_{HCKH}$	Input LOW to HIGH (pad to R-Cell input)	1.2		1.4		1.5		1.8		ns
$t_{HCKL}$	Input HIGH to LOW (pad to R-Cell input)	1.2		1.4		1.6		1.9		ns
$t_{HPWH}$	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
$t_{HPWL}$	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
$t_{HCKSW}$	Maximum Skew	0.2		0.2		0.3		0.3		ns
$t_{HP}$	Minimum Period	2.7		3.1		3.6		4.2		ns
$f_{HMAX}$	Maximum Frequency	350		320		280		240		MHz
<b>Routed Array Clock Networks</b>										
$t_{RCKH}$	Input LOW to HIGH (light load) (pad to R-Cell input)	1.6		1.8		2.1		2.5		ns
$t_{RCKL}$	Input HIGH to LOW (light load) (pad to R-Cell input)	1.8		2.0		2.3		2.7		ns
$t_{RCKH}$	Input LOW to HIGH (50% load) (pad to R-Cell input)	1.8		2.1		2.5		2.8		ns
$t_{RCKL}$	Input HIGH to LOW (50% load) (pad to R-Cell input)	2.0		2.2		2.5		3.0		ns
$t_{RCKH}$	Input LOW to HIGH (100% load) (pad to R-Cell input)	1.8		2.1		2.4		2.8		ns
$t_{RCKL}$	Input HIGH to LOW (100% load) (pad to R-Cell input)	2.0		2.2		2.5		3.0		ns
$t_{RPWH}$	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
$t_{RPWL}$	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
$t_{RCKSW}$	Maximum Skew (light load)	0.5		0.5		0.5		0.7		ns
$t_{RCKSW}$	Maximum Skew (50% load)	0.5		0.6		0.7		0.8		ns
$t_{RCKSW}$	Maximum Skew (100% load)	0.5		0.6		0.7		0.8		ns
<b>TTL Output Module Timing<sup>3</sup></b>										
$t_{DLH}$	Data-to-Pad LOW to HIGH	1.6		1.9		2.1		2.5		ns
$t_{DHL}$	Data-to-Pad HIGH to LOW	1.6		1.9		2.1		2.5		ns
$t_{ENZL}$	Enable-to-Pad, Z to L	2.1		2.4		2.8		3.2		ns
$t_{ENZH}$	Enable-to-Pad, Z to H	2.3		2.7		3.1		3.6		ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	1.4		1.7		1.9		2.2		ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	1.3		1.5		1.7		2.0		ns

**Notes:**

- For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- Delays based on 35 pF loading, except  $t_{ENLZ}$  and  $t_{ENZH}$ . For  $t_{ENLZ}$  and  $t_{ENZH}$ , the loading is 5 pF.

## A54SX32 Timing Characteristics

Table 1-20 • A54SX32 Timing Characteristics  
(Worst-Case Commercial Conditions,  $V_{CCR} = 4.75$  V,  $V_{CCA}, V_{CCI} = 3.0$  V,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	'-3' Speed		'-2' Speed		'-1' Speed		'Std' Speed		<b>Units</b>
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>C-Cell Propagation Delays<sup>1</sup></b>										
$t_{PD}$	Internal Array Module	0.6		0.7		0.8		0.9		ns
<b>Predicted Routing Delays<sup>2</sup></b>										
$t_{DC}$	FO = 1 Routing Delay, Direct Connect	0.1		0.1		0.1		0.1		ns
$t_{FC}$	FO = 1 Routing Delay, Fast Connect	0.3		0.4		0.4		0.5		ns
$t_{RD1}$	FO = 1 Routing Delay	0.3		0.4		0.4		0.5		ns
$t_{RD2}$	FO = 2 Routing Delay	0.7		0.8		0.9		1.0		ns
$t_{RD3}$	FO = 3 Routing Delay	1.0		1.2		1.4		1.6		ns
$t_{RD4}$	FO = 4 Routing Delay	1.4		1.6		1.8		2.1		ns
$t_{RD8}$	FO = 8 Routing Delay	2.7		3.1		3.5		4.1		ns
$t_{RD12}$	FO = 12 Routing Delay	4.0		4.7		5.3		6.2		ns
<b>R-Cell Timing</b>										
$t_{RCO}$	Sequential Clock-to-Q	0.8		1.1		1.3		1.4		ns
$t_{CLR}$	Asynchronous Clear-to-Q	0.5		0.6		0.7		0.8		ns
$t_{PRESET}$	Asynchronous Preset-to-Q	0.7		0.8		0.9		1.0		ns
$t_{SUD}$	Flip-Flop Data Input Set-Up	0.5		0.6		0.7		0.8		ns
$t_{HD}$	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
$t_{WASYN}$	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
<b>Input Module Propagation Delays</b>										
$t_{INYH}$	Input Data Pad-to-Y HIGH	1.5		1.7		1.9		2.2		ns
$t_{INYL}$	Input Data Pad-to-Y LOW	1.5		1.7		1.9		2.2		ns
<b>Predicted Input Routing Delays<sup>2</sup></b>										
$t_{IRD1}$	FO = 1 Routing Delay	0.3		0.4		0.4		0.5		ns
$t_{IRD2}$	FO = 2 Routing Delay	0.7		0.8		0.9		1.0		ns
$t_{IRD3}$	FO = 3 Routing Delay	1.0		1.2		1.4		1.6		ns
$t_{IRD4}$	FO = 4 Routing Delay	1.4		1.6		1.8		2.1		ns
$t_{IRD8}$	FO = 8 Routing Delay	2.7		3.1		3.5		4.1		ns
$t_{IRD12}$	FO = 12 Routing Delay	4.0		4.7		5.3		6.2		ns

**Note:**

- For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- Delays based on 35 pF loading, except  $t_{ENZL}$  and  $t_{ENZH}$ . For  $t_{ENZL}$  and  $t_{ENZH}$ , the loading is 5 pF.

<b>84-Pin PLCC</b>	
<b>Pin Number</b>	<b>A54SX08 Function</b>
1	V <sub>CCR</sub>
2	GND
3	V <sub>CCA</sub>
4	PRA, I/O
5	I/O
6	I/O
7	V <sub>CCI</sub>
8	I/O
9	I/O
10	I/O
11	TCK, I/O
12	TDI, I/O
13	I/O
14	I/O
15	I/O
16	TMS
17	I/O
18	I/O
19	I/O
20	I/O
21	I/O
22	I/O
23	I/O
24	I/O
25	I/O
26	I/O
27	GND
28	V <sub>CCI</sub>
29	I/O
30	I/O
31	I/O
32	I/O
33	I/O
34	I/O
35	I/O

<b>84-Pin PLCC</b>	
<b>Pin Number</b>	<b>A54SX08 Function</b>
36	I/O
37	I/O
38	I/O
39	I/O
40	PRB, I/O
41	V <sub>CCA</sub>
42	GND
43	V <sub>CCR</sub>
44	I/O
45	HCLK
46	I/O
47	I/O
48	I/O
49	I/O
50	I/O
51	I/O
52	TDO, I/O
53	I/O
54	I/O
55	I/O
56	I/O
57	I/O
58	I/O
59	V <sub>CCA</sub>
60	V <sub>CCI</sub>
61	GND
62	I/O
63	I/O
64	I/O
65	I/O
66	I/O
67	I/O
68	V <sub>CCA</sub>
69	GND
70	I/O

<b>84-Pin PLCC</b>	
<b>Pin Number</b>	<b>A54SX08 Function</b>
71	I/O
72	I/O
73	I/O
74	I/O
75	I/O
76	I/O
77	I/O
78	I/O
79	I/O
80	I/O
81	I/O
82	I/O
83	CLKA
84	CLKB

<b>208-Pin PQFP</b>			
<b>Pin Number</b>	<b>A54SX08 Function</b>	<b>A54SX16, A54SX16P Function</b>	<b>A54SX32 Function</b>
1	GND	GND	GND
2	TDI, I/O	TDI, I/O	TDI, I/O
3	I/O	I/O	I/O
4	NC	I/O	I/O
5	I/O	I/O	I/O
6	NC	I/O	I/O
7	I/O	I/O	I/O
8	I/O	I/O	I/O
9	I/O	I/O	I/O
10	I/O	I/O	I/O
11	TMS	TMS	TMS
12	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
13	I/O	I/O	I/O
14	NC	I/O	I/O
15	I/O	I/O	I/O
16	I/O	I/O	I/O
17	NC	I/O	I/O
18	I/O	I/O	I/O
19	I/O	I/O	I/O
20	NC	I/O	I/O
21	I/O	I/O	I/O
22	I/O	I/O	I/O
23	NC	I/O	I/O
24	I/O	I/O	I/O
25	V <sub>CCR</sub>	V <sub>CCR</sub>	V <sub>CCR</sub>
26	GND	GND	GND
27	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
28	GND	GND	GND
29	I/O	I/O	I/O
30	I/O	I/O	I/O
31	NC	I/O	I/O
32	I/O	I/O	I/O
33	I/O	I/O	I/O
34	I/O	I/O	I/O
35	NC	I/O	I/O
36	I/O	I/O	I/O

**Note:** \* Note that Pin 65 in the A54SX32—PQ208 is a no connect (NC).

<b>208-Pin PQFP</b>			
<b>Pin Number</b>	<b>A54SX08 Function</b>	<b>A54SX16, A54SX16P Function</b>	<b>A54SX32 Function</b>
37	I/O	I/O	I/O
38	I/O	I/O	I/O
39	NC	I/O	I/O
40	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
41	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
42	I/O	I/O	I/O
43	I/O	I/O	I/O
44	I/O	I/O	I/O
45	I/O	I/O	I/O
46	I/O	I/O	I/O
47	I/O	I/O	I/O
48	NC	I/O	I/O
49	I/O	I/O	I/O
50	NC	I/O	I/O
51	I/O	I/O	I/O
52	GND	GND	GND
53	I/O	I/O	I/O
54	I/O	I/O	I/O
55	I/O	I/O	I/O
56	I/O	I/O	I/O
57	I/O	I/O	I/O
58	I/O	I/O	I/O
59	I/O	I/O	I/O
60	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
61	NC	I/O	I/O
62	I/O	I/O	I/O
63	I/O	I/O	I/O
64	NC	I/O	I/O
65*	I/O	I/O	NC*
66	I/O	I/O	I/O
67	NC	I/O	I/O
68	I/O	I/O	I/O
69	I/O	I/O	I/O
70	NC	I/O	I/O
71	I/O	I/O	I/O
72	I/O	I/O	I/O

<b>144-Pin TQFP</b>			
<b>Pin Number</b>	<b>A54SX08 Function</b>	<b>A54SX16P Function</b>	<b>A54SX32 Function</b>
1	GND	GND	GND
2	TDI, I/O	TDI, I/O	TDI, I/O
3	I/O	I/O	I/O
4	I/O	I/O	I/O
5	I/O	I/O	I/O
6	I/O	I/O	I/O
7	I/O	I/O	I/O
8	I/O	I/O	I/O
9	TMS	TMS	TMS
10	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
11	GND	GND	GND
12	I/O	I/O	I/O
13	I/O	I/O	I/O
14	I/O	I/O	I/O
15	I/O	I/O	I/O
16	I/O	I/O	I/O
17	I/O	I/O	I/O
18	I/O	I/O	I/O
19	V <sub>CCR</sub>	V <sub>CCR</sub>	V <sub>CCR</sub>
20	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
21	I/O	I/O	I/O
22	I/O	I/O	I/O
23	I/O	I/O	I/O
24	I/O	I/O	I/O
25	I/O	I/O	I/O
26	I/O	I/O	I/O
27	I/O	I/O	I/O
28	GND	GND	GND
29	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
30	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
31	I/O	I/O	I/O
32	I/O	I/O	I/O
33	I/O	I/O	I/O
34	I/O	I/O	I/O
35	I/O	I/O	I/O
36	GND	GND	GND

<b>144-Pin TQFP</b>			
<b>Pin Number</b>	<b>A54SX08 Function</b>	<b>A54SX16P Function</b>	<b>A54SX32 Function</b>
37	I/O	I/O	I/O
38	I/O	I/O	I/O
39	I/O	I/O	I/O
40	I/O	I/O	I/O
41	I/O	I/O	I/O
42	I/O	I/O	I/O
43	I/O	I/O	I/O
44	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
45	I/O	I/O	I/O
46	I/O	I/O	I/O
47	I/O	I/O	I/O
48	I/O	I/O	I/O
49	I/O	I/O	I/O
50	I/O	I/O	I/O
51	I/O	I/O	I/O
52	I/O	I/O	I/O
53	I/O	I/O	I/O
54	PRB, I/O	PRB, I/O	PRB, I/O
55	I/O	I/O	I/O
56	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
57	GND	GND	GND
58	V <sub>CCR</sub>	V <sub>CCR</sub>	V <sub>CCR</sub>
59	I/O	I/O	I/O
60	HCLK	HCLK	HCLK
61	I/O	I/O	I/O
62	I/O	I/O	I/O
63	I/O	I/O	I/O
64	I/O	I/O	I/O
65	I/O	I/O	I/O
66	I/O	I/O	I/O
67	I/O	I/O	I/O
68	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
69	I/O	I/O	I/O
70	I/O	I/O	I/O
71	TDO, I/O	TDO, I/O	TDO, I/O
72	I/O	I/O	I/O

## 176-Pin TQFP




Figure 2-4 • 176-Pin TQFP (Top View)

### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

<b>176-Pin TQFP</b>			
<b>Pin Number</b>	<b>A54SX08 Function</b>	<b>A54SX16, A54SX16P Function</b>	<b>A54SX32 Function</b>
69	HCLK	HCLK	HCLK
70	I/O	I/O	I/O
71	I/O	I/O	I/O
72	I/O	I/O	I/O
73	I/O	I/O	I/O
74	I/O	I/O	I/O
75	I/O	I/O	I/O
76	I/O	I/O	I/O
77	I/O	I/O	I/O
78	I/O	I/O	I/O
79	NC	I/O	I/O
80	I/O	I/O	I/O
81	NC	I/O	I/O
82	V <sub>CC1</sub>	V <sub>CC1</sub>	V <sub>CC1</sub>
83	I/O	I/O	I/O
84	I/O	I/O	I/O
85	I/O	I/O	I/O
86	I/O	I/O	I/O
87	TDO, I/O	TDO, I/O	TDO, I/O
88	I/O	I/O	I/O
89	GND	GND	GND
90	NC	I/O	I/O
91	NC	I/O	I/O
92	I/O	I/O	I/O
93	I/O	I/O	I/O
94	I/O	I/O	I/O
95	I/O	I/O	I/O
96	I/O	I/O	I/O
97	I/O	I/O	I/O
98	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
99	V <sub>CC1</sub>	V <sub>CC1</sub>	V <sub>CC1</sub>
100	I/O	I/O	I/O
101	I/O	I/O	I/O
102	I/O	I/O	I/O

<b>176-Pin TQFP</b>			
<b>Pin Number</b>	<b>A54SX08 Function</b>	<b>A54SX16, A54SX16P Function</b>	<b>A54SX32 Function</b>
103	I/O	I/O	I/O
104	I/O	I/O	I/O
105	I/O	I/O	I/O
106	I/O	I/O	I/O
107	I/O	I/O	I/O
108	GND	GND	GND
109	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
110	GND	GND	GND
111	I/O	I/O	I/O
112	I/O	I/O	I/O
113	I/O	I/O	I/O
114	I/O	I/O	I/O
115	I/O	I/O	I/O
116	I/O	I/O	I/O
117	I/O	I/O	I/O
118	NC	I/O	I/O
119	I/O	I/O	I/O
120	NC	I/O	I/O
121	NC	I/O	I/O
122	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
123	GND	GND	GND
124	V <sub>CC1</sub>	V <sub>CC1</sub>	V <sub>CC1</sub>
125	I/O	I/O	I/O
126	I/O	I/O	I/O
127	I/O	I/O	I/O
128	I/O	I/O	I/O
129	I/O	I/O	I/O
130	I/O	I/O	I/O
131	NC	I/O	I/O
132	NC	I/O	I/O
133	GND	GND	GND
134	I/O	I/O	I/O
135	I/O	I/O	I/O
136	I/O	I/O	I/O

<b>176-Pin TQFP</b>			
<b>Pin Number</b>	<b>A54SX08 Function</b>	<b>A54SX16, A54SX16P Function</b>	<b>A54SX32 Function</b>
137	I/O	I/O	I/O
138	I/O	I/O	I/O
139	I/O	I/O	I/O
140	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
141	I/O	I/O	I/O
142	I/O	I/O	I/O
143	I/O	I/O	I/O
144	I/O	I/O	I/O
145	I/O	I/O	I/O
146	I/O	I/O	I/O
147	I/O	I/O	I/O
148	I/O	I/O	I/O
149	I/O	I/O	I/O
150	I/O	I/O	I/O
151	I/O	I/O	I/O
152	CLKA	CLKA	CLKA
153	CLKB	CLKB	CLKB
154	V <sub>CCR</sub>	V <sub>CCR</sub>	V <sub>CCR</sub>
155	GND	GND	GND
156	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>

<b>176-Pin TQFP</b>			
<b>Pin Number</b>	<b>A54SX08 Function</b>	<b>A54SX16, A54SX16P Function</b>	<b>A54SX32 Function</b>
157	PRA, I/O	PRA, I/O	PRA, I/O
158	I/O	I/O	I/O
159	I/O	I/O	I/O
160	I/O	I/O	I/O
161	I/O	I/O	I/O
162	I/O	I/O	I/O
163	I/O	I/O	I/O
164	I/O	I/O	I/O
165	I/O	I/O	I/O
166	I/O	I/O	I/O
167	I/O	I/O	I/O
168	NC	I/O	I/O
169	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
170	I/O	I/O	I/O
171	NC	I/O	I/O
172	NC	I/O	I/O
173	NC	I/O	I/O
174	I/O	I/O	I/O
175	I/O	I/O	I/O
176	TCK, I/O	TCK, I/O	TCK, I/O

## 313-Pin PBGA




Figure 2-6 • 313-Pin PBGA (Top View)

### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

<b>329-Pin PBGA</b>	
<b>Pin Number</b>	<b>A54SX32 Function</b>
A1	GND
A2	GND
A3	V <sub>CCI</sub>
A4	NC
A5	I/O
A6	I/O
A7	V <sub>CCI</sub>
A8	NC
A9	I/O
A10	I/O
A11	I/O
A12	I/O
A13	CLKB
A14	I/O
A15	I/O
A16	I/O
A17	I/O
A18	I/O
A19	I/O
A20	I/O
A21	NC
A22	V <sub>CCI</sub>
A23	GND
AA1	V <sub>CCI</sub>
AA2	I/O
AA3	GND
AA4	I/O
AA5	I/O
AA6	I/O
AA7	I/O
AA8	I/O
AA9	I/O
AA10	I/O
AA11	I/O
AA12	I/O

<b>329-Pin PBGA</b>	
<b>Pin Number</b>	<b>A54SX32 Function</b>
AA13	I/O
AA14	I/O
AA15	I/O
AA16	I/O
AA17	I/O
AA18	I/O
AA19	I/O
AA20	TDO, I/O
AA21	V <sub>CCI</sub>
AA22	I/O
AA23	V <sub>CCI</sub>
AB1	I/O
AB2	GND
AB3	I/O
AB4	I/O
AB5	I/O
AB6	I/O
AB7	I/O
AB8	I/O
AB9	I/O
AB10	I/O
AB11	PRB, I/O
AB12	I/O
AB13	HCLK
AB14	I/O
AB15	I/O
AB16	I/O
AB17	I/O
AB18	I/O
AB19	I/O
AB20	I/O
AB21	I/O
AB22	GND
AB23	I/O
AC1	GND

<b>329-Pin PBGA</b>	
<b>Pin Number</b>	<b>A54SX32 Function</b>
AC2	V <sub>CCI</sub>
AC3	NC
AC4	I/O
AC5	I/O
AC6	I/O
AC7	I/O
AC8	I/O
AC9	V <sub>CCI</sub>
AC10	I/O
AC11	I/O
AC12	I/O
AC13	I/O
AC14	I/O
AC15	NC
AC16	I/O
AC17	I/O
AC18	I/O
AC19	I/O
AC20	I/O
AC21	NC
AC22	V <sub>CCI</sub>
AC23	GND
B1	V <sub>CCI</sub>
B2	GND
B3	I/O
B4	I/O
B5	I/O
B6	I/O
B7	I/O
B8	I/O
B9	I/O
B10	I/O
B11	I/O
B12	PRA, I/O
B13	CLKA

<b>329-Pin PBGA</b>	
<b>Pin Number</b>	<b>A54SX32 Function</b>
B14	I/O
B15	I/O
B16	I/O
B17	I/O
B18	I/O
B19	I/O
B20	I/O
B21	I/O
B22	GND
B23	V <sub>CCI</sub>
C1	NC
C2	TDI, I/O
C3	GND
C4	I/O
C5	I/O
C6	I/O
C7	I/O
C8	I/O
C9	I/O
C10	I/O
C11	I/O
C12	I/O
C13	I/O
C14	I/O
C15	I/O
C16	I/O
C17	I/O
C18	I/O
C19	I/O
C20	I/O
C21	V <sub>CCI</sub>
C22	GND
C23	NC
D1	I/O
D2	I/O

# Datasheet Information

## List of Changes

The following table lists critical changes that were made in the current version of the document.

Previous Version	Changes in Current Version (v3.2)	Page
v3.1 (June 2003)	The "Ordering Information" was updated to include RoHS information.	1-ii
	The Product Plan was removed since all products have been released.	N/A
	Information concerning the TRST pin in the "Probe Circuit Control Pins" section was removed.	1-6
	The "Dedicated Test Mode" section is new.	1-6
	The "Programming" section is new.	1-7
	A note was added to the "Power-Up Sequencing" table.	1-15
	A note was added to the "Power-Down Sequencing" table. The 3.3 V comments were updated for the following devices: A54SX08, A54SX16, A54SX32.	1-15
	U11 and U13 were added to the "313-Pin PBGA" table.	2-17
v3.0.1	Storage temperature in Table 1-3 was updated.	1-7
	Table 1-1 was updated.	1-5

## Datasheet Categories

In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Datasheet Supplement." The definitions of these categories are as follows:

### Product Brief

The product brief is a summarized version of a datasheet (advanced or production) containing general product information. This brief gives an overview of specific device and family information.

### Advanced

This datasheet version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

### Unmarked (production)

This datasheet version contains information that is considered to be final.

### Datasheet Supplement

The datasheet supplement gives specific device information for a derivative family that differs from the general family datasheet. The supplement is to be used in conjunction with the datasheet to obtain more detailed information and for specifications that do not differ between the two families.

## International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR)

The products described in this datasheet are subject to the International Traffic in Arms Regulations (ITAR) or the Export Administration Regulations (EAR). They may require an approved export license prior to their export. An export can include a release or disclosure to a foreign national inside or outside the United States.

Actel and the Actel logo are registered trademarks of Actel Corporation.  
All other trademarks are the property of their owners.



[www.actel.com](http://www.actel.com)

**Actel Corporation**

2061 Stierlin Court  
Mountain View, CA  
94043-4655 USA

**Phone** 650.318.4200  
**Fax** 650.318.4600

**Actel Europe Ltd.**

Dunlop House, Riverside Way  
Camberley, Surrey GU15 3YL  
United Kingdom

**Phone** +44 (0) 1276 401 450  
**Fax** +44 (0) 1276 401 490

**Actel Japan**

[www.jp.actel.com](http://www.jp.actel.com)

EXOS Ebisu Bldg. 4F  
1-24-14 Ebisu Shibuya-ku  
Tokyo 150 Japan

**Phone** +81.03.3445.7671  
**Fax** +81.03.3445.7668

**Actel Hong Kong**

[www.actel.com.cn](http://www.actel.com.cn)

Suite 2114, Two Pacific Place  
88 Queensway, Admiralty  
Hong Kong

**Phone** +852 2185 6460  
**Fax** +852 2185 6488