

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs


The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|--|
| Product Status | Obsolete |
| Number of LABs/CLBs | 2880 |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | - |
| Number of I/O | 203 |
| Number of Gates | 48000 |
| Voltage - Supply | 3V ~ 3.6V, 4.75V ~ 5.25V |
| Mounting Type | Surface Mount |
| Operating Temperature | -55°C ~ 125°C (TJ) |
| Package / Case | 256-BFCQFP Exposed Pad and Tie Bar |
| Supplier Device Package | 256-CQFP (75x75) |
| Purchase URL | https://www.e-xfl.com/product-detail/microsemi/5962-9958602qxc |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Ordering Information



Plastic Device Resources

| | User I/Os (including clock buffers) | | | | | | | | | | | |
|----------|-------------------------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|--|--|--|--|
| Device | PLCC 84-Pin | VQFP 100-Pin | PQFP 208-Pin | TQFP 144-Pin | TQFP 176-Pin | PBGA 313-Pin | PBGA 329-Pin | FBGA 144-Pin | | | | |
| A54SX08 | 69 | 81 | 130 | 113 | 128 | _ | _ | 111 | | | | |
| A54SX16 | _ | 81 | 175 | - | 147 | _ | _ | _ | | | | |
| A54SX16P | _ | 81 | 175 | 113 | 147 | _ | _ | _ | | | | |
| A54SX32 | _ | - | 174 | 113 | 147 | 249 | 249 | _ | | | | |

Note: Package Definitions (Consult your local Actel sales representative for product availability):

PLCC = Plastic Leaded Chip Carrier

PQFP = Plastic Quad Flat Pack

TQFP = Thin Quad Flat Pack

VQFP = Very Thin Quad Flat Pack

PBGA = Plastic Ball Grid Array

FBGA = Fine Pitch (1.0 mm) Ball Grid Array

ii v3.2

Table of Contents

| SX Family FPGAs | |
|--|--------|
| General Description | 1-1 |
| SX Family Architecture | 1-1 |
| Programming | 1-7 |
| 3.3 V / 5 V Operating Conditions | 1-7 |
| PCI Compliance for the SX Family | 1-9 |
| A54SX16P AC Specifications for (PCI Operation) | . 1-10 |
| A54SX16P DC Specifications (3.3 V PCI Operation) | . 1-12 |
| A54SX16P AC Specifications (3.3 V PCI Operation) | . 1-13 |
| Power-Up Sequencing | . 1-15 |
| Power-Down Sequencing | . 1-15 |
| Evaluating Power in SX Devices | . 1-16 |
| SX Timing Model | . 1-21 |
| Timing Characteristics | . 1-23 |
| Package Pin Assignments | |
| 84-Pin PLCC | 2-1 |
| 208-Pin PQFP | 2-3 |
| 144-Pin TQFP | 2-7 |
| 176-Pin TQFP | . 2-10 |
| 100-Pin VQFP | . 2-14 |
| 313-Pin PBGA | . 2-16 |
| 329-Pin PBGA | . 2-19 |
| 144-Pin FBGA | . 2-23 |
| Datasheet Information | |
| List of Changes | 3-1 |
| Datasheet Categories | 3-1 |
| International Traffic in Arms Regulations (ITAR) and Export Administration | |
| Regulations (FAR) | 3-1 |



Chip Architecture

The SX family chip architecture provides a unique approach to module organization and chip routing that delivers the best register/logic mix for a wide variety of new and emerging applications.

Module Organization

Actel has arranged all C-cell and R-cell logic modules into horizontal banks called *clusters*. There are two types of *clusters*: Type 1 contains two C-cells and one R-cell, while Type 2 contains one C-cell and two R-cells.

To increase design efficiency and device performance, Actel has further organized these modules into *SuperClusters* (Figure 1-4). SuperCluster 1 is a two-wide grouping of Type 1 clusters. SuperCluster 2 is a two-wide group containing one Type 1 cluster and one Type 2 cluster. SX devices feature more SuperCluster 1 modules than SuperCluster 2 modules because designers typically require significantly more combinatorial logic than flip-flops.




Figure 1-3 • C-Cell




Figure 1-4 • Cluster Organization

Routing Resources

Clusters and SuperClusters can be connected through the use of two innovative local routing resources called *FastConnect* and *DirectConnect*, which enable extremely fast and predictable interconnection of modules within clusters and SuperClusters (Figure 1-5 and Figure 1-6). This routing architecture also dramatically reduces the number of antifuses required to complete a circuit, ensuring the highest possible performance.




Figure 1-5 • DirectConnect and FastConnect for Type 1 SuperClusters




Figure 1-6 • DirectConnect and FastConnect for Type 2 SuperClusters

1-4 v3.2

DirectConnect is a horizontal routing resource that provides connections from a C-cell to its neighboring R-cell in a given SuperCluster. DirectConnect uses a hardwired signal path requiring no programmable interconnection to achieve its fast signal propagation time of less than 0.1 ns.

FastConnect enables horizontal routing between any two logic modules within a given SuperCluster and vertical routing with the SuperCluster immediately below it. Only one programmable connection is used in a FastConnect path, delivering maximum pin-to-pin propagation of 0.4 ns.

In addition to DirectConnect and FastConnect, the architecture makes use of two globally oriented routing resources known as segmented routing and high-drive routing. The Actel segmented routing structure provides a variety of track lengths for extremely fast routing between SuperClusters. The exact combination of track lengths and antifuses within each path is chosen by the 100 percent automatic place-and-route software to minimize signal propagation delays.

The Actel high-drive routing structure provides three clock networks. The first clock, called HCLK, is hardwired from the HCLK buffer to the clock select multiplexer (MUX) in each R-cell. This provides a fast propagation path for the clock signal, enabling the 3.7 ns clock-to-out (pin-to-pin) performance of the SX devices. The hardwired clock is tuned to provide clock skew as low as 0.25 ns. The remaining two clocks (CLKA, CLKB) are global clocks that can be sourced from external pins or from internal logic signals within the SX device.

Other Architectural Features

Technology

The Actel SX family is implemented on a high-voltage twin-well CMOS process using 0.35 μ design rules. The metal-to-metal antifuse is made up of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ("on" state) resistance of 25 Ω with a capacitance of 1.0 fF for low signal impedance.

Performance

The combination of architectural features described above enables SX devices to operate with internal clock frequencies exceeding 300 MHz, enabling very fast execution of even complex logic functions. Thus, the SX family is an optimal platform upon which to integrate the functionality previously contained in multiple CPLDs. In addition, designs that previously would have required a gate array to meet performance goals can now be integrated into an SX device with dramatic improvements in cost and time to market. Using timingdriven place-and-route tools, designers can achieve highly deterministic device performance. With SX devices, designers do not need to use complicated performance-enhancing design techniques such as the use of redundant logic to reduce fanout on critical nets or the instantiation of macros in HDL code to achieve high performance.

I/O Modules

Each I/O on an SX device can be configured as an input, an output, a tristate output, or a bidirectional pin.

Even without the inclusion of dedicated I/O registers, these I/Os, in combination with array registers, can achieve clock-to-out (pad-to-pad) timing as fast as 3.7 ns. I/O cells that have embedded latches and flip-flops require instantiation in HDL code; this is a design complication not encountered in SX FPGAs. Fast pin-to-pin timing ensures that the device will have little trouble interfacing with any other device in the system, which in turn enables parallel design of system components and reduces overall design time.

Power Requirements

The SX family supports 3.3 V operation and is designed to tolerate 5.0 V inputs. (Table 1-1). Power consumption is extremely low due to the very short distances signals are required to travel to complete a circuit. Power requirements are further reduced because of the small number of low-resistance antifuses in the path. The antifuse architecture does not require active circuitry to hold a charge (as do SRAM or EPROM), making it the lowest power architecture on the market.

Table 1-1 • Supply Voltages

| Device | V _{CCA} | V _{CCI} | V _{CCR} | Maximum Input Tolerance | Maximum Output Drive |
|-------------------------------|------------------|------------------|------------------|-------------------------|----------------------|
| A54SX08 A54SX16 A54SX32 | 3.3 V | 3.3 V | 5.0 V | 5.0 V | 3.3 V |
| A54SX16-P* | 3.3 V | 3.3 V | 3.3 V | 3.3 V | 3.3 V |
| | 3.3 V | 3.3 V | 5.0 V | 5.0 V | 3.3 V |
| | 3.3 V | 5.0 V | 5.0 V | 5.0 V | 5.0 V |

Note: *A54SX16-P has three different entries because it is capable of both a 3.3 V and a 5.0 V drive.

Table 1-4 • Recommended Operating Conditions

| Parameter | Commercial | Industrial | Military | Units |
|------------------------------|------------|------------|----------|------------------|
| Temperature Range* | 0 to + 70 | 0 to + 70 | | °C |
| 3.3 V Power Supply Tolerance | ±10 | ±10 | ±10 | %V _{CC} |
| 5.0 V Power Supply Tolerance | ±5 | ±10 | ±10 | %V _{CC} |

Note: *Ambient temperature (T_A) is used for commercial and industrial; case temperature (T_C) is used for military.

Table 1-5 ● **Electrical Specifications**

| | | Comm | ercial | Indus | trial | |
|---------------------------------|--|--------------------------|------------------|--------------------------|------------------|-------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Units |
| V _{OH} | (I _{OH} = -20 μA) (CMOS) | (V _{CCI} – 0.1) | V _{CCI} | (V _{CCI} – 0.1) | V _{CCI} | V |
| | $(I_{OH} = -8 \text{ mA}) \text{ (TTL)}$ | 2.4 | V_{CCI} | | | |
| | $(I_{OH} = -6 \text{ mA}) \text{ (TTL)}$ | | | 2.4 | V_{CCI} | |
| V _{OL} | (I _{OL} = 20 μA) (CMOS) | | 0.10 | | | V |
| | $(I_{OL} = 12 \text{ mA}) \text{ (TTL)}$ | | 0.50 | | | |
| | $(I_{OL} = 8 \text{ mA}) \text{ (TTL)}$ | | | | 0.50 | |
| V _{IL} | | | 8.0 | | 0.8 | V |
| V_{IH} | | 2.0 | | 2.0 | | V |
| t _R , t _F | Input Transition Time t _R , t _F | | 50 | | 50 | ns |
| C _{IO} | C _{IO} I/O Capacitance | | 10 | | 10 | pF |
| I _{CC} | Standby Current, I _{CC} | | 4.0 | | 4.0 | mA |
| I _{CC(D)} | I _{CC(D)} I _{Dynamic} V _{CC} Supply Current | See ' | 'Evaluating F | ower in SX Device | es" on page ´ | 1-16. |

1-8 v3.2

Evaluating Power in SX Devices

A critical element of system reliability is the ability of electronic devices to safely dissipate the heat generated during operation. The thermal characteristics of a circuit depend on the device and package used, the operating temperature, the operating current, and the system's ability to dissipate heat.

You should complete a power evaluation early in the design process to help identify potential heat-related problems in the system and to prevent the system from exceeding the device's maximum allowed junction temperature.

The actual power dissipated by most applications is significantly lower than the power the package can dissipate. However, a thermal analysis should be performed for all projects. To perform a power evaluation, follow these steps:

- Estimate the power consumption of the application.
- Calculate the maximum power allowed for the device and package.
- 3. Compare the estimated power and maximum power values.

Estimating Power Consumption

The total power dissipation for the SX family is the sum of the DC power dissipation and the AC power dissipation. Use EQ 1-5 to calculate the estimated power consumption of your application.

$$P_{Total} = P_{DC} + P_{AC}$$

EQ 1-5

DC Power Dissipation

The power due to standby current is typically a small component of the overall power. The Standby power is shown in Table 1-12 for commercial, worst-case conditions (70°C).

Table 1-12 • Standby Power

| I _{CC} | V _{CC} | Power |
|-----------------|-----------------|---------|
| 4 mA | 3.6 V | 14.4 mW |

The DC power dissipation is defined in EQ 1-6.

$$P_{DC} = (I_{standby}) \times V_{CCA} + (I_{standby}) \times V_{CCR} + (I_{standby}) \times V_{CCI} + \times V_{OL} \times I_{OL} + y(V_{CCI} - V_{OH}) \times V_{OH}$$

EQ 1-6

AC Power Dissipation

The power dissipation of the SX Family is usually dominated by the dynamic power dissipation. Dynamic power dissipation is a function of frequency, equivalent capacitance, and power supply voltage. The AC power dissipation is defined in EQ 1-7 and EQ 1-8.

$$P_{AC} = P_{Module} + P_{RCLKA Net} + P_{RCLKB Net} + P_{HCLK Net} + P_{Output Buffer} + P_{Input Buffer}$$

EQ 1-7

$$\begin{split} P_{AC} &= V_{CCA}^2 \times [(m \times C_{EQM} \times f_m)_{Module} + \\ (n \times C_{EQI} \times f_n)_{Input \ Buffer} + (p \times (C_{EQO} + C_L) \times f_p)_{Output \ Buffer} + \\ (0.5 \times (q_1 \times C_{EQCR} \times f_{q1}) + (r_1 \times f_{q1}))_{RCLKA} + \\ (0.5 \times (q_2 \times CEQCR \times f_{q2}) + (r_2 \times f_{q2}))_{RCLKB} + \\ (0.5 \times (s_1 \times C_{EQHV} \times f_{s1}) + (C_{EQHF} \times f_{s1}))_{HCLK}] \end{split}$$

EQ 1-8

Definition of Terms Used in Formula

m = Number of logic modules switching at f_m

n = Number of input buffers switching at f_n

p = Number of output buffers switching at f_p

q₁ = Number of clock loads on the first routed array clock

q₂ = Number of clock loads on the second routed array clock

x = Number of I/Os at logic low

y = Number of I/Os at logic high

r₁ = Fixed capacitance due to first routed array clock

r₂ = Fixed capacitance due to second routed array clock

s₁ = Number of clock loads on the dedicated array

C_{EOM} = Equivalent capacitance of logic modules in pF

C_{EQI} = Equivalent capacitance of input buffers in pF

C_{EQO} = Equivalent capacitance of output buffers in pF

 C_{EQCR} = Equivalent capacitance of routed array clock in pF

C_{EQHV} = Variable capacitance of dedicated array clock

C_{EOHF} = Fixed capacitance of dedicated array clock

C_L = Output lead capacitance in pF

f_m = Average logic module switching rate in MHz

f_n = Average input buffer switching rate in MHz

f_p = Average output buffer switching rate in MHz

 f_{q1} = Average first routed array clock rate in MHz

f_{q2} = Average second routed array clock rate in MHz

f_{s1} = Average dedicated array clock rate in MHz

1-16 v3.2

Table 1-13 shows capacitance values for various devices.

Table 1-13 • Capacitance Values for Devices

| | A545X08 | A54SX16 | A54SX16P | A54SX32 |
|------------------------|---------|---------|----------|---------|
| C _{EQM} (pF) | 4.0 | 4.0 | 4.0 | 4.0 |
| C _{EQI} (pF) | 3.4 | 3.4 | 3.4 | 3.4 |
| C _{EQO} (pF) | 4.7 | 4.7 | 4.7 | 4.7 |
| C _{EQCR} (pF) | 1.6 | 1.6 1.6 | | 1.6 |
| C _{EQHV} | 0.615 | 0.615 | 0.615 | 0.615 |
| C _{EQHF} | 60 | 96 | 96 | 140 |
| r ₁ (pF) | 87 | 138 | 138 | 171 |
| r ₂ (pF) | 87 | 138 | 138 | 171 |

Guidelines for Calculating Power Consumption

The power consumption guidelines are meant to represent worst-case scenarios so that they can be generally used to predict the upper limits of power dissipation. These guidelines are shown in Table 1-14.

Sample Power Calculation

One of the designs used to characterize the SX family was a 528 bit serial-in, serial-out shift register. The design utilized 100 percent of the dedicated flip-flops of an A54SX16P device. A pattern of 0101... was clocked into the device at frequencies ranging from 1 MHz to 200 MHz. Shifting in a series of 0101... caused 50 percent of the flip-flops to toggle from low to high at every clock cycle.

Table 1-14 • Power Consumption Guidelines

| Description | Power Consumption Guideline |
|---|-----------------------------|
| Logic Modules (m) | 20% of modules |
| Inputs Switching (n) | # inputs/4 |
| Outputs Switching (p) | # outputs/4 |
| First Routed Array Clock Loads (q ₁) | 20% of register cells |
| Second Routed Array Clock Loads (q ₂) | 20% of register cells |
| Load Capacitance (C _L) | 35 pF |
| Average Logic Module Switching Rate (f _m) | f/10 |
| Average Input Switching Rate (f _n) | f/5 |
| Average Output Switching Rate (f _p) | f/10 |
| Average First Routed Array Clock Rate (f _{q1}) | f/2 |
| Average Second Routed Array Clock Rate (f _{q2}) | f/2 |
| Average Dedicated Array Clock Rate (f _{s1}) | f |
| Dedicated Clock Array Clock Loads (s ₁) | 20% of regular modules |

EQ 1-9

Follow the steps below to estimate power consumption. The values provided for the sample calculation below are for the shift register design above. This method for estimating power consumption is conservative and the actual power consumption of your design may be less than the estimated power consumption.

The total power dissipation for the SX family is the sum of the AC power dissipation and the DC power dissipation.

$$P_{Total} = P_{AC}$$
 (dynamic power) + P_{DC} (static power)

AC Power Dissipation

$$P_{AC} = P_{Module} + P_{RCLKA Net} + P_{RCLKB Net} + P_{HCLK Net} + P_{Output Buffer} + P_{Input Buffer}$$

EQ 1-10

$$\begin{split} P_{AC} &= V_{CCA}^2 \times [(m \times C_{EQM} \times f_m)_{Module} + \\ (n \times C_{EQI} \times f_n)_{Input \, Buffer} + (p \times (C_{EQO} + C_L) \times f_p)_{Output \, Buffer} + \\ (0.5 \, (q_1 \times C_{EQCR} \times f_{q1}) + (r_1 \times f_{q1}))_{RCLKA} + \\ (0.5 \, (q_2 \times C_{EQCR} \times f_{q2}) + (r_2 \times f_{q2}))_{RCLKB} + \\ (0.5 \, (s_1 \times C_{EOHV} \times f_{s1}) + (C_{EOHF} \times f_{s1}))_{HCLK}] \end{split}$$

EQ 1-11

Register Cell Timing Characteristics




Figure 1-17 • Flip-Flops

Timing Characteristics

Timing characteristics for SX devices fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all SX family members. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design is complete. Delay values may then be determined by using the DirectTime Analyzer utility or performing simulation with post-layout delays.

Critical Nets and Typical Nets

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most time-critical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to 6% of the nets in a design may be designated as critical, while 90% of the nets in a design are typical.

Long Tracks

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes five antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically up to 6 percent of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 8.4 ns delay. This additional delay is represented statistically in higher fanout (FO = 24) routing delays in the datasheet specifications section.

Timing Derating

SX devices are manufactured in a CMOS process. Therefore, device performance varies according to temperature, voltage, and process variations. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.

A54SX16 Timing Characteristics

Table 1-18 • A54SX16 Timing Characteristics (Worst-Case Commercial Conditions, V_{CCR} = 4.75 V, V_{CCA}, V_{CCI} = 3.0 V, T_J = 70°C)

| | (Froise case commercial conditions, t | | Speed | | Speed | '-1' \$ | Speed | 'Std' | Speed | |
|---------------------|---------------------------------------|------|-------|------|-------|---------|-------|-------|-------|-------|
| Parameter | Description | Min. | Мах. | Min. | Мах. | Min. | Max. | Min. | Мах. | Units |
| C-Cell Propa | agation Delays ¹ | | | | | | | | | |
| t _{PD} | Internal Array Module | | 0.6 | | 0.7 | | 8.0 | | 0.9 | ns |
| Predicted R | outing Delays ² | | | | | | | | | |
| t _{DC} | FO = 1 Routing Delay, Direct Connect | | 0.1 | | 0.1 | | 0.1 | | 0.1 | ns |
| t _{FC} | FO = 1 Routing Delay, Fast Connect | | 0.3 | | 0.4 | | 0.4 | | 0.5 | ns |
| t _{RD1} | FO = 1 Routing Delay | | 0.3 | | 0.4 | | 0.4 | | 0.5 | ns |
| t _{RD2} | FO = 2 Routing Delay | | 0.6 | | 0.7 | | 8.0 | | 0.9 | ns |
| t _{RD3} | FO = 3 Routing Delay | | 8.0 | | 0.9 | | 1.0 | | 1.2 | ns |
| t _{RD4} | FO = 4 Routing Delay | | 1.0 | | 1.2 | | 1.4 | | 1.6 | ns |
| t _{RD8} | FO = 8 Routing Delay | | 1.9 | | 2.2 | | 2.5 | | 2.9 | ns |
| t _{RD12} | FO = 12 Routing Delay | | 2.8 | | 3.2 | | 3.7 | | 4.3 | ns |
| R-Cell Timir | ıg | | | | | | | | | |
| t _{RCO} | Sequential Clock-to-Q | | 8.0 | | 1.1 | | 1.2 | | 1.4 | ns |
| t _{CLR} | Asynchronous Clear-to-Q | | 0.5 | | 0.6 | | 0.7 | | 8.0 | ns |
| t _{PRESET} | Asynchronous Preset-to-Q | | 0.7 | | 8.0 | | 0.9 | | 1.0 | ns |
| t _{SUD} | Flip-Flop Data Input Set-Up | 0.5 | | 0.5 | | 0.7 | | 8.0 | | ns |
| t _{HD} | Flip-Flop Data Input Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{WASYN} | Asynchronous Pulse Width | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| Input Modu | ile Propagation Delays | | | | | | | | | |
| t _{INYH} | Input Data Pad-to-Y HIGH | | 1.5 | | 1.7 | | 1.9 | | 2.2 | ns |
| t _{INYL} | Input Data Pad-to-Y LOW | | 1.5 | | 1.7 | | 1.9 | | 2.2 | ns |
| Predicted Ir | nput Routing Delays ² | | | | | | | | | |
| t _{IRD1} | FO = 1 Routing Delay | | 0.3 | | 0.4 | | 0.4 | | 0.5 | ns |
| t _{IRD2} | FO = 2 Routing Delay | | 0.6 | | 0.7 | | 8.0 | | 0.9 | ns |
| t _{IRD3} | FO = 3 Routing Delay | | 8.0 | | 0.9 | | 1.0 | | 1.2 | ns |
| t _{IRD4} | FO = 4 Routing Delay | | 1.0 | | 1.2 | | 1.4 | | 1.6 | ns |
| t _{IRD8} | FO = 8 Routing Delay | | 1.9 | | 2.2 | | 2.5 | | 2.9 | ns |
| t _{IRD12} | FO = 12 Routing Delay | | 2.8 | | 3.2 | | 3.7 | | 4.3 | ns |

Notes:

- 1. For dual-module macros, use $t_{PD}+t_{RD1}+t_{PDn},\ t_{RCO}+t_{RD1}+t_{PDn},\ or\ t_{PD1}+t_{RD1}+t_{SUD},\ whichever\ is\ appropriate.$
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 35 pF loading, except t_{ENZL} and t_{ENZH} . For t_{ENZL} and t_{ENZH} , the loading is 5 pF.

1-26 v3.2

A54SX16P Timing Characteristics

Table 1-19 • A54SX16P Timing Characteristics (Worst-Case Commercial Conditions, V_{CCR} = 4.75 V, V_{CCA},V_{CCI} = 3.0 V, T_J = 70°C)

| | | '-3' ! | Speed | '-2' \$ | Speed | '-1' \$ | Speed | 'Std' | Speed | |
|---------------------|--------------------------------------|--------|-------|---------|-------|---------|-------|-------|-------|-------|
| Parameter | Description | Min. | Max. | Min. | Мах. | Min. | Max. | Min. | Мах. | Units |
| C-Cell Propa | agation Delays ¹ | | | | | | | | | |
| t _{PD} | Internal Array Module | | 0.6 | | 0.7 | | 8.0 | | 0.9 | ns |
| Predicted R | outing Delays ² | | | | | | | | | |
| t _{DC} | FO = 1 Routing Delay, Direct Connect | | 0.1 | | 0.1 | | 0.1 | | 0.1 | ns |
| t _{FC} | FO = 1 Routing Delay, Fast Connect | | 0.3 | | 0.4 | | 0.4 | | 0.5 | ns |
| t _{RD1} | FO = 1 Routing Delay | | 0.3 | | 0.4 | | 0.4 | | 0.5 | ns |
| t _{RD2} | FO = 2 Routing Delay | | 0.6 | | 0.7 | | 8.0 | | 0.9 | ns |
| t _{RD3} | FO = 3 Routing Delay | | 8.0 | | 0.9 | | 1.0 | | 1.2 | ns |
| t _{RD4} | FO = 4 Routing Delay | | 1.0 | | 1.2 | | 1.4 | | 1.6 | ns |
| t _{RD8} | FO = 8 Routing Delay | | 1.9 | | 2.2 | | 2.5 | | 2.9 | ns |
| t _{RD12} | FO = 12 Routing Delay | | 2.8 | | 3.2 | | 3.7 | | 4.3 | ns |
| R-Cell Timir | ıg | | | | | | | | | |
| t _{RCO} | Sequential Clock-to-Q | | 0.9 | | 1.1 | | 1.3 | | 1.4 | ns |
| t _{CLR} | Asynchronous Clear-to-Q | | 0.5 | | 0.6 | | 0.7 | | 0.8 | ns |
| t _{PRESET} | Asynchronous Preset-to-Q | | 0.7 | | 0.8 | | 0.9 | | 1.0 | ns |
| t _{SUD} | Flip-Flop Data Input Set-Up | 0.5 | | 0.5 | | 0.7 | | 0.8 | | ns |
| t _{HD} | Flip-Flop Data Input Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{WASYN} | Asynchronous Pulse Width | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| Input Modu | lle Propagation Delays | | | | | | | | | |
| t _{INYH} | Input Data Pad-to-Y HIGH | | 1.5 | | 1.7 | | 1.9 | | 2.2 | ns |
| t _{INYL} | Input Data Pad-to-Y LOW | | 1.5 | | 1.7 | | 1.9 | | 2.2 | ns |
| Predicted In | nput Routing Delays ² | | | | | | | | | |
| t _{IRD1} | FO = 1 Routing Delay | | 0.3 | | 0.4 | | 0.4 | | 0.5 | ns |
| t _{IRD2} | FO = 2 Routing Delay | | 0.6 | | 0.7 | | 8.0 | | 0.9 | ns |
| t _{IRD3} | FO = 3 Routing Delay | | 8.0 | | 0.9 | | 1.0 | | 1.2 | ns |
| t _{IRD4} | FO = 4 Routing Delay | | 1.0 | | 1.2 | | 1.4 | | 1.6 | ns |
| t _{IRD8} | FO = 8 Routing Delay | | 1.9 | | 2.2 | | 2.5 | | 2.9 | ns |
| t _{IRD12} | FO = 12 Routing Delay | | 2.8 | | 3.2 | | 3.7 | | 4.3 | ns |

Note:

- 1. For dual-module macros, use t_{PD} + t_{RD1} + t_{PDn} , t_{RCO} + t_{RD1} + t_{PDn} , or t_{PD1} + t_{RD1} + t_{SUD} , whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 10 pF loading.

1-28 v3.2

Table 1-19 • A54SX16P Timing Characteristics (Continued)
(Worst-Case Commercial Conditions, V_{CCR} = 4.75 V, V_{CCA},V_{CCI} = 3.0 V, T_J = 70°C)

| | | '-3' S | peed | '-3' Speed '-2' Speed | | '-1' \$ | peed | 'Std' | Speed | |
|------------------------------|----------------------------|--------|------|-----------------------|------|---------|------|-------|-------|-------|
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Мах. | Units |
| TTL/PCI Output Module Timing | | | | | | | | | | |
| t _{DLH} | Data-to-Pad LOW to HIGH | | 1.5 | | 1.7 | | 2.0 | | 2.3 | ns |
| t _{DHL} | Data-to-Pad HIGH to LOW | | 1.9 | | 2.2 | | 2.4 | | 2.9 | ns |
| t _{ENZL} | Enable-to-Pad, Z to L | | 2.3 | | 2.6 | | 3.0 | | 3.5 | ns |
| t _{ENZH} | Enable-to-Pad, Z to H | | 1.5 | | 1.7 | | 1.9 | | 2.3 | ns |
| t _{ENLZ} | Enable-to-Pad, L to Z | | 2.7 | | 3.1 | | 3.5 | | 4.1 | ns |
| t _{ENHZ} | Enable-to-Pad, H to Z | | 2.9 | | 3.3 | | 3.7 | | 4.4 | ns |
| PCI Output | Module Timing ³ | | | | | | | | | |
| t _{DLH} | Data-to-Pad LOW to HIGH | | 1.8 | | 2.0 | | 2.3 | | 2.7 | ns |
| t _{DHL} | Data-to-Pad HIGH to LOW | | 1.7 | | 2.0 | | 2.2 | | 2.6 | ns |
| t _{ENZL} | Enable-to-Pad, Z to L | | 0.8 | | 1.0 | | 1.1 | | 1.3 | ns |
| t _{ENZH} | Enable-to-Pad, Z to H | | 1.2 | | 1.2 | | 1.5 | | 1.8 | ns |
| t _{ENLZ} | Enable-to-Pad, L to Z | | 1.0 | | 1.1 | | 1.3 | | 1.5 | ns |
| t _{ENHZ} | Enable-to-Pad, H to Z | | 1.1 | | 1.3 | | 1.5 | | 1.7 | ns |
| TTL Output | Module Timing | | | | | | | | | |
| t _{DLH} | Data-to-Pad LOW to HIGH | | 2.1 | | 2.5 | | 2.8 | | 3.3 | ns |
| t _{DHL} | Data-to-Pad HIGH to LOW | | 2.0 | | 2.3 | | 2.6 | | 3.1 | ns |
| t _{ENZL} | Enable-to-Pad, Z to L | | 2.5 | | 2.9 | | 3.2 | | 3.8 | ns |
| t _{ENZH} | Enable-to-Pad, Z to H | | 3.0 | | 3.5 | | 3.9 | | 4.6 | ns |
| t _{ENLZ} | Enable-to-Pad, L to Z | | 2.3 | | 2.7 | | 3.1 | | 3.6 | ns |
| t _{ENHZ} | Enable-to-Pad, H to Z | | 2.9 | | 3.3 | | 3.7 | | 4.4 | ns |

Note:

- 1. For dual-module macros, use $t_{PD}+t_{RD1}+t_{PDn},\ t_{RCO}+t_{RD1}+t_{PDn},\ or\ t_{PD1}+t_{RD1}+t_{SUD},\ whichever\ is\ appropriate.$
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 10 pF loading.

1-30 v3.2



A54SX32 Timing Characteristics

Table 1-20 • A54SX32 Timing Characteristics (Worst-Case Commercial Conditions, V_{CCR}= 4.75 V, V_{CCA}, V_{CCI} = 3.0 V, T_J = 70°C)

| | | '-3' ! | Speed | '-2' \$ | Speed | '-1' \$ | Speed | 'Std' | Speed | |
|--|--------------------------------------|--------|-------|---------|-------|---------|-------|-------|-------|-------|
| Parameter | Description | Min. | Max. | Min. | Мах. | Min. | Max. | Min. | Мах. | Units |
| C-Cell Propagation Delays ¹ | | | | | | | | | | |
| t _{PD} | Internal Array Module | | 0.6 | | 0.7 | | 8.0 | | 0.9 | ns |
| Predicted F | Routing Delays ² | | | | | | | | | |
| t _{DC} | FO = 1 Routing Delay, Direct Connect | | 0.1 | | 0.1 | | 0.1 | | 0.1 | ns |
| t_{FC} | FO = 1 Routing Delay, Fast Connect | | 0.3 | | 0.4 | | 0.4 | | 0.5 | ns |
| t _{RD1} | FO = 1 Routing Delay | | 0.3 | | 0.4 | | 0.4 | | 0.5 | ns |
| t _{RD2} | FO = 2 Routing Delay | | 0.7 | | 8.0 | | 0.9 | | 1.0 | ns |
| t _{RD3} | FO = 3 Routing Delay | | 1.0 | | 1.2 | | 1.4 | | 1.6 | ns |
| t _{RD4} | FO = 4 Routing Delay | | 1.4 | | 1.6 | | 1.8 | | 2.1 | ns |
| t _{RD8} | FO = 8 Routing Delay | | 2.7 | | 3.1 | | 3.5 | | 4.1 | ns |
| t _{RD12} | FO = 12 Routing Delay | | 4.0 | | 4.7 | | 5.3 | | 6.2 | ns |
| R-Cell Timi | ng | | | | | | | | | |
| t _{RCO} | Sequential Clock-to-Q | | 0.8 | | 1.1 | | 1.3 | | 1.4 | ns |
| t_{CLR} | Asynchronous Clear-to-Q | | 0.5 | | 0.6 | | 0.7 | | 8.0 | ns |
| t _{PRESET} | Asynchronous Preset-to-Q | | 0.7 | | 8.0 | | 0.9 | | 1.0 | ns |
| t_{SUD} | Flip-Flop Data Input Set-Up | 0.5 | | 0.6 | | 0.7 | | 0.8 | | ns |
| t_{HD} | Flip-Flop Data Input Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{WASYN} | Asynchronous Pulse Width | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| Input Mode | ule Propagation Delays | | | | | | | | | |
| t _{INYH} | Input Data Pad-to-Y HIGH | | 1.5 | | 1.7 | | 1.9 | | 2.2 | ns |
| t_{INYL} | Input Data Pad-to-Y LOW | | 1.5 | | 1.7 | | 1.9 | | 2.2 | ns |
| Predicted I | nput Routing Delays ² | | | | | | | | | |
| t _{IRD1} | FO = 1 Routing Delay | | 0.3 | | 0.4 | | 0.4 | | 0.5 | ns |
| t _{IRD2} | FO = 2 Routing Delay | | 0.7 | | 8.0 | | 0.9 | | 1.0 | ns |
| t _{IRD3} | FO = 3 Routing Delay | | 1.0 | | 1.2 | | 1.4 | | 1.6 | ns |
| t _{IRD4} | FO = 4 Routing Delay | | 1.4 | | 1.6 | | 1.8 | | 2.1 | ns |
| t _{IRD8} | FO = 8 Routing Delay | | 2.7 | | 3.1 | | 3.5 | | 4.1 | ns |
| t _{IRD12} | FO = 12 Routing Delay | | 4.0 | | 4.7 | | 5.3 | | 6.2 | ns |

Note:

- 1. For dual-module macros, use t_{PD} + t_{RD1} + t_{PDn_r} t_{RCO} + t_{RD1} + t_{PDn_r} or t_{PD1} + t_{RD1} + t_{SUD} , whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- 3. Delays based on 35 pF loading, except t_{ENZL} and t_{ENZH} . For t_{ENZL} and t_{ENZH} the loading is 5 pF.

Table 1-20 • A54SX32 Timing Characteristics (Continued)
(Worst-Case Commercial Conditions, V_{CCR}= 4.75 V, V_{CCA}, V_{CCI} = 3.0 V, T_J = 70°C)

| | | '-3' 9 | Speed | '-2' \$ | Speed | '-1' 9 | peed | 'Std' | Speed | |
|---|---|--------|-------|---------|-------|--------|------|-------|-------|-------|
| Parameter | Description | Min. | Мах. | Min. | Мах. | Min. | Мах. | Min. | Мах. | Units |
| Dedicated (Hardwired) Array Clock Network | | | | | | | | | | |
| t _{HCKH} | Input LOW to HIGH (pad to R-Cell input) | | 1.9 | | 2.1 | | 2.4 | | 2.8 | ns |
| t _{HCKL} | Input HIGH to LOW (pad to R-Cell input) | | 1.9 | | 2.1 | | 2.4 | | 2.8 | ns |
| t _{HPWH} | Minimum Pulse Width HIGH | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| t _{HPWL} | Minimum Pulse Width LOW | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| t _{HCKSW} | Maximum Skew | | 0.3 | | 0.4 | | 0.4 | | 0.5 | ns |
| t _{HP} | Minimum Period | 2.7 | | 3.1 | | 3.6 | | 4.2 | | ns |
| f _{HMAX} | Maximum Frequency | | 350 | | 320 | | 280 | | 240 | MHz |
| Routed Arra | ay Clock Networks | | | | | | | | | |
| t _{RCKH} | Input LOW to HIGH (light load) (pad to R-Cell input) | | 2.4 | | 2.7 | | 3.0 | | 3.5 | ns |
| t _{RCKL} | Input HIGH to LOW (light load) (pad to R-Cell input) | | 2.4 | | 2.7 | | 3.1 | | 3.6 | ns |
| t _{RCKH} | Input LOW to HIGH (50% load) (pad to R-Cell input) | | 2.7 | | 3.0 | | 3.5 | | 4.1 | ns |
| t _{RCKL} | Input HIGH to LOW (50% load) (pad to R-Cell input) | | 2.7 | | 3.1 | | 3.6 | | 4.2 | ns |
| t _{RCKH} | Input LOW to HIGH (100% load) (pad to R-Cell input) | | 2.7 | | 3.1 | | 3.5 | | 4.1 | ns |
| t _{RCKL} | Input HIGH to LOW (100% load) (pad to R-Cell input) | | 2.8 | | 3.2 | | 3.6 | | 4.3 | ns |
| t _{RPWH} | Min. Pulse Width HIGH | 2.1 | | 2.4 | | 2.7 | | 3.2 | | ns |
| t _{RPWL} | Min. Pulse Width LOW | 2.1 | | 2.4 | | 2.7 | | 3.2 | | ns |
| t _{RCKSW} | Maximum Skew (light load) | | 0.85 | | 0.98 | | 1.1 | | 1.3 | ns |
| t _{RCKSW} | Maximum Skew (50% load) | | 1.23 | | 1.4 | | 1.6 | | 1.9 | ns |
| t _{RCKSW} | Maximum Skew (100% load) | | 1.30 | | 1.5 | | 1.7 | | 2.0 | ns |
| TTL Output Module Timing ³ | | | | | | | | | | |
| t _{DLH} | Data-to-Pad LOW to HIGH | | 1.6 | | 1.9 | | 2.1 | | 2.5 | ns |
| t _{DHL} | Data-to-Pad HIGH to LOW | | 1.6 | | 1.9 | | 2.1 | | 2.5 | ns |
| t _{ENZL} | Enable-to-Pad, Z to L | | 2.1 | | 2.4 | | 2.8 | | 3.2 | ns |
| t _{ENZH} | Enable-to-Pad, Z to H | | 2.3 | | 2.7 | | 3.1 | | 3.6 | ns |
| t _{ENLZ} | Enable-to-Pad, L to Z | | 1.4 | | 1.7 | | 1.9 | | 2.2 | ns |
| t _{ENHZ} | Enable-to-Pad, H to Z | | 1.3 | | 1.5 | | 1.7 | | 2.0 | ns |

Note:

- 1. For dual-module macros, use t_{PD} + t_{RD1} + t_{PDn} , t_{RCO} + t_{RD1} + t_{PDn} , or t_{PD1} + t_{RD1} + t_{SUD} , whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 35 pF loading, except t_{ENZL} and t_{ENZH} . For t_{ENZL} and t_{ENZH} the loading is 5 pF.

1-32 v3.2

208-Pin PQFP




Figure 2-2 • 208-Pin PQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

| 208-Pin PQFP | | | | | |
|--------------|---------------------|----------------------------------|---------------------|--|--|
| Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function | | |
| 145 | V_{CCA} | V_{CCA} | V_{CCA} | | |
| 146 | GND | GND | GND | | |
| 147 | I/O | I/O | I/O | | |
| 148 | V _{CCI} | V _{CCI} | V _{CCI} | | |
| 149 | I/O | I/O | 1/0 | | |
| 150 | I/O | I/O | I/O | | |
| 151 | I/O | I/O | 1/0 | | |
| 152 | I/O | I/O | 1/0 | | |
| 153 | I/O | I/O | 1/0 | | |
| 154 | I/O | I/O | 1/0 | | |
| 155 | NC | I/O | I/O | | |
| 156 | NC | I/O | I/O | | |
| 157 | GND | GND | GND | | |
| 158 | I/O | I/O | I/O | | |
| 159 | I/O | 1/0 | I/O | | |
| 160 | I/O | I/O | I/O | | |
| 161 | I/O | I/O | I/O | | |
| 162 | I/O | I/O | I/O | | |
| 163 | I/O | I/O | I/O | | |
| 164 | V _{CCI} | V _{CCI} | V _{CCI} | | |
| 165 | I/O | 1/0 | I/O | | |
| 166 | I/O | I/O | I/O | | |
| 167 | NC | I/O | I/O | | |
| 168 | I/O | I/O | I/O | | |
| 169 | I/O | I/O | I/O | | |
| 170 | NC | I/O | I/O | | |
| 171 | I/O | I/O | I/O | | |
| 172 | I/O | I/O | I/O | | |
| 173 | NC | I/O | I/O | | |
| 174 | I/O | I/O | I/O | | |
| 175 | I/O | I/O | I/O | | |
| 176 | NC | I/O | I/O | | |
| 177 | I/O | I/O | I/O | | |
| 178 | I/O | 1/0 | I/O | | |
| 179 | I/O | 1/0 | I/O | | |
| 180 | CLKA | CLKA | CLKA | | |

| 208-Pin PQFP | | | | | |
|--------------|---------------------|----------------------------------|---------------------|--|--|
| Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function | | |
| 181 | CLKB | CLKB | CLKB | | |
| 182 | V_{CCR} | V_{CCR} | V_{CCR} | | |
| 183 | GND | GND | GND | | |
| 184 | V_{CCA} | V _{CCA} | V_{CCA} | | |
| 185 | GND | GND | GND | | |
| 186 | PRA, I/O | PRA, I/O | PRA, I/O | | |
| 187 | I/O | 1/0 | 1/0 | | |
| 188 | I/O | 1/0 | 1/0 | | |
| 189 | NC | I/O | I/O | | |
| 190 | I/O | I/O | I/O | | |
| 191 | I/O | I/O | I/O | | |
| 192 | NC | I/O | I/O | | |
| 193 | I/O | 1/0 | 1/0 | | |
| 194 | I/O | I/O | I/O | | |
| 195 | NC | I/O | I/O | | |
| 196 | I/O | I/O | I/O | | |
| 197 | I/O | 1/0 | I/O | | |
| 198 | NC | I/O | I/O | | |
| 199 | I/O | I/O | I/O | | |
| 200 | I/O | I/O | I/O | | |
| 201 | V _{CCI} | V _{CCI} | V _{CCI} | | |
| 202 | NC | I/O | I/O | | |
| 203 | NC | 1/0 | I/O | | |
| 204 | I/O | I/O | I/O | | |
| 205 | NC | 1/0 | I/O | | |
| 206 | I/O | 1/0 | I/O | | |
| 207 | I/O | 1/0 | I/O | | |
| 208 | TCK, I/O | TCK, I/O | TCK, I/O | | |

Note: * Note that Pin 65 in the A54SX32—PQ208 is a no connect (NC).

2-6 v3.2



| | 176-Pin TQFP | | | | | |
|------------|---------------------|----------------------------------|---------------------|--|--|--|
| Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function | | | |
| 1 | GND | GND | GND | | | |
| 2 | TDI, I/O | TDI, I/O | TDI, I/O | | | |
| 3 | NC | 1/0 | I/O | | | |
| 4 | I/O | 1/0 | I/O | | | |
| 5 | I/O | 1/0 | I/O | | | |
| 6 | I/O | 1/0 | I/O | | | |
| 7 | I/O | I/O | I/O | | | |
| 8 | I/O | I/O | I/O | | | |
| 9 | I/O | I/O | I/O | | | |
| 10 | TMS | TMS | TMS | | | |
| 11 | V _{CCI} | V _{CCI} | V _{CCI} | | | |
| 12 | NC | I/O | I/O | | | |
| 13 | I/O | I/O | I/O | | | |
| 14 | I/O | I/O | I/O | | | |
| 15 | I/O | I/O | I/O | | | |
| 16 | I/O | I/O | I/O | | | |
| 17 | I/O | I/O | I/O | | | |
| 18 | I/O | I/O | I/O | | | |
| 19 | I/O | I/O | I/O | | | |
| 20 | I/O | I/O | I/O | | | |
| 21 | GND | GND | GND | | | |
| 22 | V _{CCA} | V _{CCA} | V _{CCA} | | | |
| 23 | GND | GND | GND | | | |
| 24 | I/O | I/O | I/O | | | |
| 25 | I/O | I/O | I/O | | | |
| 26 | I/O | I/O | I/O | | | |
| 27 | I/O | I/O | I/O | | | |
| 28 | I/O | I/O | I/O | | | |
| 29 | I/O | I/O | I/O | | | |
| 30 | I/O | I/O | I/O | | | |
| 31 | I/O | I/O | I/O | | | |
| 32 | V _{CCI} | V _{CCI} | V _{CCI} | | | |
| 33 | V _{CCA} | V _{CCA} | V _{CCA} | | | |
| 34 | I/O | 1/0 | 1/0 | | | |

| 176-Pin TQFP | | | | | |
|--------------|---------------------|----------------------------------|---------------------|--|--|
| Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function | | |
| 35 | I/O | I/O | I/O | | |
| 36 | I/O | I/O | I/O | | |
| 37 | I/O | I/O | 1/0 | | |
| 38 | I/O | I/O | I/O | | |
| 39 | I/O | I/O | I/O | | |
| 40 | NC | I/O | I/O | | |
| 41 | I/O | I/O | I/O | | |
| 42 | NC | I/O | I/O | | |
| 43 | I/O | I/O | I/O | | |
| 44 | GND | GND | GND | | |
| 45 | I/O | I/O | I/O | | |
| 46 | I/O | I/O | I/O | | |
| 47 | I/O | I/O | I/O | | |
| 48 | I/O | I/O | I/O | | |
| 49 | I/O | I/O | I/O | | |
| 50 | I/O | I/O | I/O | | |
| 51 | I/O | I/O | I/O | | |
| 52 | V _{CCI} | V _{CCI} | V _{CCI} | | |
| 53 | I/O | I/O | 1/0 | | |
| 54 | NC | I/O | I/O | | |
| 55 | I/O | I/O | 1/0 | | |
| 56 | I/O | I/O | 1/0 | | |
| 57 | NC | I/O | 1/0 | | |
| 58 | I/O | I/O | 1/0 | | |
| 59 | I/O | I/O | 1/0 | | |
| 60 | I/O | I/O | I/O | | |
| 61 | I/O | I/O | I/O | | |
| 62 | I/O | I/O | I/O | | |
| 63 | I/O | I/O | I/O | | |
| 64 | PRB, I/O | PRB, I/O | PRB, I/O | | |
| 65 | GND | GND | GND | | |
| 66 | V_{CCA} | V_{CCA} | V_{CCA} | | |
| 67 | V_{CCR} | V_{CCR} | V_{CCR} | | |
| 68 | I/O | I/O | I/O | | |



| 176-Pin TQFP | | | | |
|--------------|---------------------|----------------------------------|---------------------|--|
| Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function | |
| 137 | I/O | 1/0 | 1/0 | |
| 138 | I/O | 1/0 | 1/0 | |
| 139 | I/O | 1/0 | 1/0 | |
| 140 | V_{CCI} | V _{CCI} | V _{CCI} | |
| 141 | I/O | 1/0 | 1/0 | |
| 142 | I/O | 1/0 | 1/0 | |
| 143 | I/O | 1/0 | 1/0 | |
| 144 | I/O | 1/0 | 1/0 | |
| 145 | I/O | 1/0 | 1/0 | |
| 146 | I/O | 1/0 | 1/0 | |
| 147 | I/O | 1/0 | 1/0 | |
| 148 | I/O | 1/0 | 1/0 | |
| 149 | I/O | 1/0 | 1/0 | |
| 150 | I/O | 1/0 | 1/0 | |
| 151 | I/O | 1/0 | 1/0 | |
| 152 | CLKA | CLKA | CLKA | |
| 153 | CLKB | CLKB | CLKB | |
| 154 | V_{CCR} | V_{CCR} | V_{CCR} | |
| 155 | GND | GND | GND | |
| 156 | V_{CCA} | V_{CCA} | V_{CCA} | |

| 176-Pin TQFP | | | | | |
|--------------|---------------------|----------------------------------|---------------------|--|--|
| Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function | | |
| 157 | PRA, I/O | PRA, I/O | PRA, I/O | | |
| 158 | 1/0 | I/O | 1/0 | | |
| 159 | I/O | I/O | I/O | | |
| 160 | I/O | I/O | I/O | | |
| 161 | I/O | I/O | I/O | | |
| 162 | I/O | I/O | I/O | | |
| 163 | I/O | I/O | I/O | | |
| 164 | I/O | I/O | 1/0 | | |
| 165 | I/O | I/O | I/O | | |
| 166 | I/O | I/O | I/O | | |
| 167 | I/O | I/O | 1/0 | | |
| 168 | NC | I/O | I/O | | |
| 169 | V _{CCI} | V _{CCI} | V _{CCI} | | |
| 170 | I/O | I/O | I/O | | |
| 171 | NC | I/O | 1/0 | | |
| 172 | NC | I/O | 1/0 | | |
| 173 | NC | I/O | 1/0 | | |
| 174 | I/O | I/O | 1/0 | | |
| 175 | I/O | I/O | I/O | | |
| 176 | TCK, I/O | TCK, I/O | TCK, I/O | | |



| 329-Pin PBGA | | | | |
|--------------|------------------|--|--|--|
| Pin | A54SX32 | | | |
| Number | Function | | | |
| D3 | I/O | | | |
| D4 | TCK, I/O | | | |
| D5 | 1/0 | | | |
| D6 | I/O | | | |
| D7 | 1/0 | | | |
| D8 | I/O | | | |
| D9 | 1/0 | | | |
| D10 | 1/0 | | | |
| D11 | V_{CCA} | | | |
| D12 | V_{CCR} | | | |
| D13 | 1/0 | | | |
| D14 | I/O | | | |
| D15 | I/O | | | |
| D16 | I/O | | | |
| D17 | I/O | | | |
| D18 | I/O | | | |
| D19 | I/O | | | |
| D20 | I/O | | | |
| D21 | I/O | | | |
| D22 | I/O | | | |
| D23 | I/O | | | |
| E1 | V _{CCI} | | | |
| E2 | I/O | | | |
| E3 | I/O | | | |
| E4 | I/O | | | |
| E20 | I/O | | | |
| E21 | I/O | | | |
| E22 | I/O | | | |
| E23 | I/O | | | |
| F1 | I/O | | | |
| F2 | TMS | | | |
| F3 | I/O | | | |
| F4 | I/O | | | |
| F20 | 1/0 | | | |
| F21 | I/O | | | |

| | n PBGA | | | |
|---------------|---------------------|--|--|--|
| Pin Number | A54SX32 Function | | | |
| F22 | 1/0 | | | |
| F23 | 1/0 | | | |
| G1 | I/O | | | |
| G2 | I/O | | | |
| G3 | I/O | | | |
| G4 | I/O | | | |
| G20 | I/O | | | |
| G21 | I/O | | | |
| G22 | I/O | | | |
| G23 | GND | | | |
| H1 | I/O | | | |
| H2 | I/O | | | |
| H3 | I/O | | | |
| H4 | I/O | | | |
| H20 | V_{CCA} | | | |
| H21 | I/O | | | |
| H22 | I/O | | | |
| H23 | I/O | | | |
| J1 | NC | | | |
| J2 | I/O | | | |
| J3 | I/O | | | |
| J4 | I/O | | | |
| J20 | I/O | | | |
| J21 | I/O | | | |
| J22 | I/O | | | |
| J23 | I/O | | | |
| K1 | I/O | | | |
| K2 | I/O | | | |
| K3 | I/O | | | |
| K4 | I/O | | | |
| K10 | GND | | | |
| K11 | GND | | | |
| K12 | GND | | | |
| K13 | GND | | | |
| K14 | GND | | | |

| 329-Pin PBGA | | | | |
|---------------|---------------------|--|--|--|
| Pin Number | A54SX32 Function | | | |
| K20 | I/O | | | |
| K21 | I/O | | | |
| K22 | I/O | | | |
| K23 | I/O | | | |
| L1 | I/O | | | |
| L2 | I/O | | | |
| L3 | I/O | | | |
| L4 | V_{CCR} | | | |
| L10 | GND | | | |
| L11 | GND | | | |
| L12 | GND | | | |
| L13 | GND | | | |
| L14 | GND | | | |
| L20 | V_{CCR} | | | |
| L21 | I/O | | | |
| L22 | I/O | | | |
| L23 | NC | | | |
| M1 | I/O | | | |
| M2 | I/O | | | |
| M3 | I/O | | | |
| M4 | V_{CCA} | | | |
| M10 | GND | | | |
| M11 | GND | | | |
| M12 | GND | | | |
| M13 | GND | | | |
| M14 | GND | | | |
| M20 | V_{CCA} | | | |
| M21 | I/O | | | |
| M22 | I/O | | | |
| M23 | V _{CCI} | | | |
| N1 | I/O | | | |
| N2 | I/O | | | |
| N3 | I/O | | | |
| N4 | I/O | | | |
| N10 | GND | | | |

| 329-Pin PBGA | | | | |
|---------------|---------------------|--|--|--|
| Pin Number | A54SX32 Function | | | |
| N11 | GND | | | |
| N12 | GND | | | |
| N13 | GND | | | |
| N14 | GND | | | |
| N20 | NC | | | |
| N21 | I/O | | | |
| N22 | I/O | | | |
| N23 | I/O | | | |
| P1 | 1/0 | | | |
| P2 | I/O | | | |
| P3 | I/O | | | |
| P4 | 1/0 | | | |
| P10 | GND | | | |
| P11 | GND | | | |
| P12 | GND | | | |
| P13 | GND | | | |
| P14 | GND | | | |
| P20 | I/O | | | |
| P21 | I/O | | | |
| P22 | I/O | | | |
| P23 | I/O | | | |
| R1 | 1/0 | | | |
| R2 | I/O | | | |
| R3 | 1/0 | | | |
| R4 | 1/0 | | | |
| R20 | I/O | | | |
| R21 | 1/0 | | | |
| R22 | I/O | | | |
| R23 | I/O | | | |
| T1 | I/O | | | |
| T2 | I/O | | | |
| T3 | I/O | | | |
| T4 | I/O | | | |
| T20 | I/O | | | |
| T21 | I/O | | | |
| | | | | |

Actel and the Actel logo are registered trademarks of Actel Corporation.

All other trademarks are the property of their owners.



www.actel.com

Actel Corporation

2061 Stierlin Court Mountain View, CA 94043-4655 USA **Phone** 650.318.4200 **Fax** 650.318.4600

Actel Europe Ltd.

Dunlop House, Riverside Way Camberley, Surrey GU15 3YL United Kingdom

Phone +44 (0) 1276 401 450 **Fax** +44 (0) 1276 401 490

Actel Japan

www.jp.actel.com EXOS Ebisu Bldg. 4F 1-24-14 Ebisu Shibuya-ku Tokyo 150 Japan

Phone +81.03.3445.7671 **Fax** +81.03.3445.7668

Actel Hong Kong

www.actel.com.cn Suite 2114, Two Pacific Place 88 Queensway, Admiralty Hong Kong

Phone +852 2185 6460 **Fax** +852 2185 6488