



Welcome to [E-XFL.COM](#)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                                 |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                                          |
| Number of LABs/CLBs            | 768                                                                                                                                                             |
| Number of Logic Elements/Cells | -                                                                                                                                                               |
| Total RAM Bits                 | -                                                                                                                                                               |
| Number of I/O                  | 111                                                                                                                                                             |
| Number of Gates                | 12000                                                                                                                                                           |
| Voltage - Supply               | 3V ~ 3.6V, 4.75V ~ 5.25V                                                                                                                                        |
| Mounting Type                  | Surface Mount                                                                                                                                                   |
| Operating Temperature          | 0°C ~ 70°C (TA)                                                                                                                                                 |
| Package / Case                 | 144-LBGA                                                                                                                                                        |
| Supplier Device Package        | 144-FPBGA (13x13)                                                                                                                                               |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/a54sx08-1fg144">https://www.e-xfl.com/product-detail/microchip-technology/a54sx08-1fg144</a> |




Figure 1-8 • Probe Setup

## Programming

Device programming is supported through Silicon Sculptor series of programmers. In particular, Silicon Sculptor II are compact, robust, single-site and multi-site device programmer for the PC.

With standalone software, Silicon Sculptor II allows concurrent programming of multiple units from the same PC, ensuring the fastest programming times possible. Each fuse is subsequently verified by Silicon Sculptor II to insure correct programming. In addition, integrity tests ensure that no extra fuses are programmed. Silicon Sculptor II also provides extensive hardware self-testing capability.

The procedure for programming an SX device using Silicon Sculptor II are as follows:

1. Load the .AFM file
2. Select the device to be programmed
3. Begin programming

When the design is ready to go to production, Actel offers device volume-programming services either through distribution partners or via in-house programming from the factory.

For more details on programming SX devices, refer to the *Programming Antifuse Devices* application note and the *Silicon Sculptor II User's Guide*.

## 3.3 V / 5 V Operating Conditions

Table 1-3 • Absolute Maximum Ratings<sup>1</sup>

| Symbol      | Parameter                                     | Limits        | Units |
|-------------|-----------------------------------------------|---------------|-------|
| $V_{CCR}^2$ | DC Supply Voltage <sup>3</sup>                | -0.3 to + 6.0 | V     |
| $V_{CCA}^2$ | DC Supply Voltage                             | -0.3 to + 4.0 | V     |
| $V_{CCI}^2$ | DC Supply Voltage (A54SX08, A54SX16, A54SX32) | -0.3 to + 4.0 | V     |
| $V_{CCI}^2$ | DC Supply Voltage (A54SX16P)                  | -0.3 to + 6.0 | V     |
| $V_I$       | Input Voltage                                 | -0.5 to + 5.5 | V     |
| $V_O$       | Output Voltage                                | -0.5 to + 3.6 | V     |
| $I_{IO}$    | I/O Source Sink Current <sup>3</sup>          | -30 to + 5.0  | mA    |
| $T_{STG}$   | Storage Temperature                           | -65 to +150   | °C    |

### Notes:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the Recommended Operating Conditions.
2.  $V_{CCR}$  in the A54SX16P must be greater than or equal to  $V_{CCI}$  during power-up and power-down sequences and during normal operation.
3. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than  $V_{CC} + 0.5$  V or less than  $GND - 0.5$  V, the internal protection diodes will forward-bias and can draw excessive current.

**Table 1-4 • Recommended Operating Conditions**

| Parameter                    | Commercial | Industrial  | Military    | Units            |
|------------------------------|------------|-------------|-------------|------------------|
| Temperature Range*           | 0 to + 70  | –40 to + 85 | –55 to +125 | °C               |
| 3.3 V Power Supply Tolerance | ±10        | ±10         | ±10         | %V <sub>CC</sub> |
| 5.0 V Power Supply Tolerance | ±5         | ±10         | ±10         | %V <sub>CC</sub> |

**Note:** \*Ambient temperature ( $T_A$ ) is used for commercial and industrial; case temperature ( $T_C$ ) is used for military.

**Table 1-5 • Electrical Specifications**

| Symbol                          | Parameter                                                                                                    | Commercial                                         |                                      | Industrial                      |                                      | Units |
|---------------------------------|--------------------------------------------------------------------------------------------------------------|----------------------------------------------------|--------------------------------------|---------------------------------|--------------------------------------|-------|
|                                 |                                                                                                              | Min.                                               | Max.                                 | Min.                            | Max.                                 |       |
| V <sub>OH</sub>                 | (I <sub>OH</sub> = –20 $\mu$ A) (CMOS)<br>(I <sub>OH</sub> = –8 mA) (TTL)<br>(I <sub>OH</sub> = –6 mA) (TTL) | (V <sub>CCI</sub> – 0.1)<br>2.4                    | V <sub>CCI</sub><br>V <sub>CCI</sub> | (V <sub>CCI</sub> – 0.1)<br>2.4 | V <sub>CCI</sub><br>V <sub>CCI</sub> | V     |
| V <sub>OL</sub>                 | (I <sub>OL</sub> = 20 $\mu$ A) (CMOS)<br>(I <sub>OL</sub> = 12 mA) (TTL)<br>(I <sub>OL</sub> = 8 mA) (TTL)   |                                                    | 0.10<br>0.50                         |                                 | 0.50                                 | V     |
| V <sub>IL</sub>                 |                                                                                                              |                                                    | 0.8                                  |                                 | 0.8                                  | V     |
| V <sub>IH</sub>                 |                                                                                                              | 2.0                                                |                                      | 2.0                             |                                      | V     |
| t <sub>R</sub> , t <sub>F</sub> | Input Transition Time t <sub>R</sub> , t <sub>F</sub>                                                        |                                                    | 50                                   |                                 | 50                                   | ns    |
| C <sub>IO</sub>                 | C <sub>IO</sub> I/O Capacitance                                                                              |                                                    | 10                                   |                                 | 10                                   | pF    |
| I <sub>CC</sub>                 | Standby Current, I <sub>CC</sub>                                                                             |                                                    | 4.0                                  |                                 | 4.0                                  | mA    |
| I <sub>CC(D)</sub>              | I <sub>CC(D)</sub> I <sub>Dynamic</sub> V <sub>CC</sub> Supply Current                                       | See "Evaluating Power in SX Devices" on page 1-16. |                                      |                                 |                                      |       |


## A54SX16P AC Specifications for (PCI Operation)

Table 1-7 • A54SX16P AC Specifications for (PCI Operation)

| Symbol       | Parameter              | Condition                        | Min.                          | Max.                | Units |
|--------------|------------------------|----------------------------------|-------------------------------|---------------------|-------|
| $I_{OH(AC)}$ | Switching Current High | $0 < V_{OUT} \leq 1.4^1$         | -44                           |                     | mA    |
|              |                        | $1.4 \leq V_{OUT} < 2.4^1, ^2$   | $-44 + (V_{OUT} - 1.4)/0.024$ |                     | mA    |
|              |                        | $3.1 < V_{OUT} < V_{CC}^{1, ^3}$ |                               | EQ 1-1 on page 1-11 |       |
|              | (Test Point)           | $V_{OUT} = 3.1^3$                |                               | -142                | mA    |
| $I_{OL(AC)}$ | Switching Current High | $V_{OUT} \geq 2.2^1$             | 95                            |                     | mA    |
|              |                        | $2.2 > V_{OUT} > 0.55^1$         | $V_{OUT}/0.023$               |                     |       |
|              |                        | $0.71 > V_{OUT} > 0^{1, ^3}$     |                               | EQ 1-2 on page 1-11 | mA    |
|              | (Test Point)           | $V_{OUT} = 0.71^3$               |                               | 206                 | mA    |
| $I_{CL}$     | Low Clamp Current      | $-5 < V_{IN} \leq -1$            | $-25 + (V_{IN} + 1)/0.015$    |                     | mA    |
| $slew_R$     | Output Rise Slew Rate  | 0.4 V to 2.4 V load <sup>4</sup> | 1                             | 5                   | V/ns  |
| $slew_F$     | Output Fall Slew Rate  | 2.4 V to 0.4 V load <sup>4</sup> | 1                             | 5                   | V/ns  |

### Notes:

1. Refer to the *V<sub>I</sub>* curves in Figure 1-9 on page 1-11. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half-size output drivers may be used on these signals. This specification does not apply to CLK and RST#, which are system outputs. "Switching Current High" specifications are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD#, which are open drain outputs.
2. Note that this segment of the minimum current curve is drawn from the AC drive point directly to the DC drive point rather than toward the voltage rail (as is done in the pull-down curve). This difference is intended to allow for an optional N-channel pull-up.
3. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (A and B) are provided with the respective diagrams in Figure 1-9 on page 1-11. The equation defined maxima should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.
4. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per revision 2.0 of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is now required (the maximum is no longer simply a guideline). Since adherence to the maximum slew rate was not required prior to revision 2.1 of the specification, there may be components in the market for some time that have faster edge rates; therefore, motherboard designers must bear in mind that rise and fall times faster than this specification could occur, and should ensure that signal integrity modeling accounts for this. Rise slew rate does not apply to open drain outputs.



### Step 1: Define Terms Used in Formula

|                                                                         |            |           |
|-------------------------------------------------------------------------|------------|-----------|
| <b>Module</b>                                                           | $V_{CCA}$  | 3.3       |
| Number of logic modules switching at $f_m$ (Used 50%)                   | $m$        | 264       |
| Average logic modules switching rate $f_m$ (MHz) (Guidelines: $f/10$ )  | $f_m$      | 20        |
| Module capacitance $C_{EQM}$ (pF)                                       | $C_{EQM}$  | 4.0       |
| <b>Input Buffer</b>                                                     |            |           |
| Number of input buffers switching at $f_n$                              | $n$        | 1         |
| Average input switching rate $f_n$ (MHz) (Guidelines: $f/5$ )           | $f_n$      | 40        |
| Input buffer capacitance $C_{EQI}$ (pF)                                 | $C_{EQI}$  | 3.4       |
| <b>Output Buffer</b>                                                    |            |           |
| Number of output buffers switching at $f_p$                             | $p$        | 1         |
| Average output buffers switching rate $f_p$ (MHz) (Guidelines: $f/10$ ) | $f_p$      | 20        |
| Output buffers buffer capacitance $C_{EQO}$ (pF)                        | $C_{EQO}$  | 4.7       |
| Output Load capacitance $C_L$ (pF)                                      | $C_L$      | 35        |
| <b>RCLKA</b>                                                            |            |           |
| Number of Clock loads $q_1$                                             | $q_1$      | 528       |
| Capacitance of routed array clock (pF)                                  | $C_{EQCR}$ | 1.6       |
| Average clock rate (MHz)                                                | $f_{q1}$   | 200       |
| Fixed capacitance (pF)                                                  | $r_1$      | 138       |
| <b>RCLKB</b>                                                            |            |           |
| Number of Clock loads $q_2$                                             | $q_2$      | 0         |
| Capacitance of routed array clock (pF)                                  | $C_{EQCR}$ | 1.6       |
| Average clock rate (MHz)                                                | $f_{q2}$   | 0         |
| Fixed capacitance (pF)                                                  | $r_2$      | 138       |
| <b>HCLK</b>                                                             |            |           |
| Number of Clock loads                                                   | $s_1$      | 0         |
| Variable capacitance of dedicated array clock (pF)                      | $C_{EQHV}$ | 0.61<br>5 |
| Fixed capacitance of dedicated array clock (pF)                         | $C_{EQHF}$ | 96        |
| Average clock rate (MHz)                                                | $f_{s1}$   | 0         |

### Step 2: Calculate Dynamic Power Consumption

|                                                                      |          |
|----------------------------------------------------------------------|----------|
| $V_{CCA} \times V_{CCA}$                                             | 10.89    |
| $m \times f_m \times C_{EQM}$                                        | 0.02112  |
| $n \times f_n \times C_{EQI}$                                        | 0.000136 |
| $p \times f_p \times (C_{EQO} + C_L)$                                | 0.000794 |
| $0.5 (q_1 \times C_{EQCR} \times f_{q1}) + (r_1 \times f_{q1})$      | 0.11208  |
| $0.5 (q_2 \times C_{EQCR} \times f_{q2}) + (r_2 \times f_{q2})$      | 0        |
| $0.5 (s_1 \times C_{EQHV} \times f_{s1}) + (C_{EQHF} \times f_{s1})$ | 0        |
| $P_{AC} = 1.461 \text{ W}$                                           |          |

### Step 3: Calculate DC Power Dissipation

#### DC Power Dissipation

$$P_{DC} = (I_{standby}) \times V_{CCA} + (I_{standby}) \times V_{CCR} + (I_{standby}) \times V_{CCI} + X \times V_{OL} \times I_{OL} + Y(V_{CCI} - V_{OH}) \times V_{OH}$$

EQ 1-12

For a rough estimate of DC Power Dissipation, only use  $P_{DC} = (I_{standby}) \times V_{CCA}$ . The rest of the formula provides a very small number that can be considered negligible.

$$P_{DC} = (I_{standby}) \times V_{CCA}$$

$$P_{DC} = .55 \text{ mA} \times 3.3 \text{ V}$$

$$P_{DC} = 0.001815 \text{ W}$$

### Step 4: Calculate Total Power Consumption

$$P_{Total} = P_{AC} + P_{DC}$$

$$P_{Total} = 1.461 + 0.001815$$

$$P_{Total} = 1.4628 \text{ W}$$

### Step 5: Compare Estimated Power Consumption against Characterized Power Consumption

The estimated total power consumption for this design is 1.46 W. The characterized power consumption for this design at 200 MHz is 1.0164 W.

Figure 1-11 shows the characterized power dissipation numbers for the shift register design using frequencies ranging from 1 MHz to 200 MHz.




Figure 1-11 • Power Dissipation

## Junction Temperature ( $T_j$ )

The temperature that you select in Designer Series software is the junction temperature, not ambient temperature. This is an important distinction because the heat generated from dynamic power consumption is usually hotter than the ambient temperature. Use the equation below to calculate junction temperature.

$$\text{Junction Temperature} = \Delta T + T_a$$

EQ 1-13

Where:

$T_a$  = Ambient Temperature

$\Delta T$  = Temperature gradient between junction (silicon) and ambient

$$\Delta T = \theta_{ja} \times P$$

$P$  = Power calculated from Estimating Power Consumption section

$\theta_{ja}$  = Junction to ambient of package.  $\theta_{ja}$  numbers are located in the "Package Thermal Characteristics" section.

## Package Thermal Characteristics

The device junction to case thermal characteristic is  $\theta_{jc}$ , and the junction to ambient air characteristic is  $\theta_{ja}$ . The thermal characteristics for  $\theta_{ja}$  are shown with two different air flow rates.

The maximum junction temperature is 150 °C.

A sample calculation of the absolute maximum power dissipation allowed for a TQFP 176-pin package at commercial temperature and still air is as follows:

$$\text{Maximum Power Allowed} = \frac{\text{Max. junction temp. (°C)} - \text{Max. ambient temp. (°C)}}{\theta_{ja} \text{ (°C/W)}} = \frac{150^\circ\text{C} - 70^\circ\text{C}}{28^\circ\text{C/W}} = 2.86 \text{ W}$$

EQ 1-14




Figure 1-13 • Output Buffer Delays




Figure 1-14 • AC Test Loads




Figure 1-15 • Input Buffer Delays




Figure 1-16 • C-Cell Delays

Table 1-17 • A54SX08 Timing Characteristics (Continued)

(Worst-Case Commercial Conditions,  $V_{CCR} = 4.75\text{ V}$ ,  $V_{CCA}, V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| Parameter                                 | Description                                             | '-3' Speed |      | '-2' Speed |      | '-1' Speed |      | 'Std' Speed |      | Units |
|-------------------------------------------|---------------------------------------------------------|------------|------|------------|------|------------|------|-------------|------|-------|
|                                           |                                                         | Min.       | Max. | Min.       | Max. | Min.       | Max. | Min.        | Max. |       |
| Dedicated (Hardwired) Array Clock Network |                                                         |            |      |            |      |            |      |             |      |       |
| t <sub>HCKH</sub>                         | Input LOW to HIGH (pad to R-Cell input)                 | 1.0        |      | 1.1        |      | 1.3        |      | 1.5         |      | ns    |
| t <sub>HCKL</sub>                         | Input HIGH to LOW (pad to R-Cell input)                 | 1.0        |      | 1.2        |      | 1.4        |      | 1.6         |      | ns    |
| t <sub>HPWH</sub>                         | Minimum Pulse Width HIGH                                | 1.4        |      | 1.6        |      | 1.8        |      | 2.1         |      | ns    |
| t <sub>HPWL</sub>                         | Minimum Pulse Width LOW                                 | 1.4        |      | 1.6        |      | 1.8        |      | 2.1         |      | ns    |
| t <sub>HCKSW</sub>                        | Maximum Skew                                            | 0.1        |      | 0.2        |      | 0.2        |      | 0.2         |      | ns    |
| t <sub>HP</sub>                           | Minimum Period                                          | 2.7        |      | 3.1        |      | 3.6        |      | 4.2         |      | ns    |
| f <sub>HMAX</sub>                         | Maximum Frequency                                       | 350        |      | 320        |      | 280        |      | 240         |      | MHz   |
| Routed Array Clock Networks               |                                                         |            |      |            |      |            |      |             |      |       |
| t <sub>RCKH</sub>                         | Input LOW to HIGH (light load)<br>(pad to R-Cell input) | 1.3        |      | 1.5        |      | 1.7        |      | 2.0         |      | ns    |
| t <sub>RCKL</sub>                         | Input HIGH to LOW (light load)<br>(pad to R-Cell Input) | 1.4        |      | 1.6        |      | 1.8        |      | 2.1         |      | ns    |
| t <sub>RCKH</sub>                         | Input LOW to HIGH (50% load)<br>(pad to R-Cell input)   | 1.4        |      | 1.7        |      | 1.9        |      | 2.2         |      | ns    |
| t <sub>RCKL</sub>                         | Input HIGH to LOW (50% load)<br>(pad to R-Cell input)   | 1.5        |      | 1.7        |      | 2.0        |      | 2.3         |      | ns    |
| t <sub>RCKH</sub>                         | Input LOW to HIGH (100% load)<br>(pad to R-Cell input)  | 1.5        |      | 1.7        |      | 1.9        |      | 2.2         |      | ns    |
| t <sub>RCKL</sub>                         | Input HIGH to LOW (100% load)<br>(pad to R-Cell input)  | 1.5        |      | 1.8        |      | 2.0        |      | 2.3         |      | ns    |
| t <sub>RPWH</sub>                         | Min. Pulse Width HIGH                                   | 2.1        |      | 2.4        |      | 2.7        |      | 3.2         |      | ns    |
| t <sub>RPWL</sub>                         | Min. Pulse Width LOW                                    | 2.1        |      | 2.4        |      | 2.7        |      | 3.2         |      | ns    |
| t <sub>RCKSW</sub>                        | Maximum Skew (light load)                               | 0.1        |      | 0.2        |      | 0.2        |      | 0.2         |      | ns    |
| t <sub>RCKSW</sub>                        | Maximum Skew (50% load)                                 | 0.3        |      | 0.3        |      | 0.4        |      | 0.4         |      | ns    |
| t <sub>RCKSW</sub>                        | Maximum Skew (100% load)                                | 0.3        |      | 0.3        |      | 0.4        |      | 0.4         |      | ns    |
| TTL Output Module Timing <sup>1</sup>     |                                                         |            |      |            |      |            |      |             |      |       |
| t <sub>DLH</sub>                          | Data-to-Pad LOW to HIGH                                 | 1.6        |      | 1.9        |      | 2.1        |      | 2.5         |      | ns    |
| t <sub>DHL</sub>                          | Data-to-Pad HIGH to LOW                                 | 1.6        |      | 1.9        |      | 2.1        |      | 2.5         |      | ns    |
| t <sub>ENZL</sub>                         | Enable-to-Pad, Z to L                                   | 2.1        |      | 2.4        |      | 2.8        |      | 3.2         |      | ns    |
| t <sub>ENZH</sub>                         | Enable-to-Pad, Z to H                                   | 2.3        |      | 2.7        |      | 3.1        |      | 3.6         |      | ns    |
| t <sub>ENLZ</sub>                         | Enable-to-Pad, L to Z                                   | 1.4        |      | 1.7        |      | 1.9        |      | 2.2         |      | ns    |

**Note:**

- For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

## A54SX16 Timing Characteristics

Table 1-18 • **A54SX16 Timing Characteristics**  
(Worst-Case Commercial Conditions,  $V_{CCR} = 4.75\text{ V}$ ,  $V_{CCA}, V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| Parameter                                   | Description                          | '-3' Speed |      | '-2' Speed |      | '-1' Speed |      | 'Std' Speed |      |    |
|---------------------------------------------|--------------------------------------|------------|------|------------|------|------------|------|-------------|------|----|
|                                             |                                      | Min.       | Max. | Min.       | Max. | Min.       | Max. | Min.        | Max. |    |
| C-Cell Propagation Delays <sup>1</sup>      |                                      |            |      |            |      |            |      |             |      |    |
| t <sub>PD</sub>                             | Internal Array Module                | 0.6        |      | 0.7        |      | 0.8        |      | 0.9         |      | ns |
| Predicted Routing Delays <sup>2</sup>       |                                      |            |      |            |      |            |      |             |      |    |
| t <sub>DC</sub>                             | FO = 1 Routing Delay, Direct Connect | 0.1        |      | 0.1        |      | 0.1        |      | 0.1         |      | ns |
| t <sub>FC</sub>                             | FO = 1 Routing Delay, Fast Connect   | 0.3        |      | 0.4        |      | 0.4        |      | 0.5         |      | ns |
| t <sub>RD1</sub>                            | FO = 1 Routing Delay                 | 0.3        |      | 0.4        |      | 0.4        |      | 0.5         |      | ns |
| t <sub>RD2</sub>                            | FO = 2 Routing Delay                 | 0.6        |      | 0.7        |      | 0.8        |      | 0.9         |      | ns |
| t <sub>RD3</sub>                            | FO = 3 Routing Delay                 | 0.8        |      | 0.9        |      | 1.0        |      | 1.2         |      | ns |
| t <sub>RD4</sub>                            | FO = 4 Routing Delay                 | 1.0        |      | 1.2        |      | 1.4        |      | 1.6         |      | ns |
| t <sub>RD8</sub>                            | FO = 8 Routing Delay                 | 1.9        |      | 2.2        |      | 2.5        |      | 2.9         |      | ns |
| t <sub>RD12</sub>                           | FO = 12 Routing Delay                | 2.8        |      | 3.2        |      | 3.7        |      | 4.3         |      | ns |
| R-Cell Timing                               |                                      |            |      |            |      |            |      |             |      |    |
| t <sub>RCO</sub>                            | Sequential Clock-to-Q                | 0.8        |      | 1.1        |      | 1.2        |      | 1.4         |      | ns |
| t <sub>CLR</sub>                            | Asynchronous Clear-to-Q              | 0.5        |      | 0.6        |      | 0.7        |      | 0.8         |      | ns |
| t <sub>PRESET</sub>                         | Asynchronous Preset-to-Q             | 0.7        |      | 0.8        |      | 0.9        |      | 1.0         |      | ns |
| t <sub>SUD</sub>                            | Flip-Flop Data Input Set-Up          | 0.5        |      | 0.5        |      | 0.7        |      | 0.8         |      | ns |
| t <sub>HD</sub>                             | Flip-Flop Data Input Hold            | 0.0        |      | 0.0        |      | 0.0        |      | 0.0         |      | ns |
| t <sub>WASYN</sub>                          | Asynchronous Pulse Width             | 1.4        |      | 1.6        |      | 1.8        |      | 2.1         |      | ns |
| Input Module Propagation Delays             |                                      |            |      |            |      |            |      |             |      |    |
| t <sub>INYH</sub>                           | Input Data Pad-to-Y HIGH             | 1.5        |      | 1.7        |      | 1.9        |      | 2.2         |      | ns |
| t <sub>INYL</sub>                           | Input Data Pad-to-Y LOW              | 1.5        |      | 1.7        |      | 1.9        |      | 2.2         |      | ns |
| Predicted Input Routing Delays <sup>2</sup> |                                      |            |      |            |      |            |      |             |      |    |
| t <sub>IRD1</sub>                           | FO = 1 Routing Delay                 | 0.3        |      | 0.4        |      | 0.4        |      | 0.5         |      | ns |
| t <sub>IRD2</sub>                           | FO = 2 Routing Delay                 | 0.6        |      | 0.7        |      | 0.8        |      | 0.9         |      | ns |
| t <sub>IRD3</sub>                           | FO = 3 Routing Delay                 | 0.8        |      | 0.9        |      | 1.0        |      | 1.2         |      | ns |
| t <sub>IRD4</sub>                           | FO = 4 Routing Delay                 | 1.0        |      | 1.2        |      | 1.4        |      | 1.6         |      | ns |
| t <sub>IRD8</sub>                           | FO = 8 Routing Delay                 | 1.9        |      | 2.2        |      | 2.5        |      | 2.9         |      | ns |
| t <sub>IRD12</sub>                          | FO = 12 Routing Delay                | 2.8        |      | 3.2        |      | 3.7        |      | 4.3         |      | ns |

### Notes:

- For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- Delays based on 35 pF loading, except  $t_{ENZL}$  and  $t_{ENZH}$ . For  $t_{ENZL}$  and  $t_{ENZH}$ , the loading is 5 pF.

**Table 1-19 • A54SX16P Timing Characteristics (Continued)**  
**(Worst-Case Commercial Conditions,  $V_{CCR} = 4.75\text{ V}$ ,  $V_{CCA}, V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )**

| Parameter                                 | Description                                             | '-3' Speed |      | '-2' Speed |      | '-1' Speed |      | 'Std' Speed |      | Units |
|-------------------------------------------|---------------------------------------------------------|------------|------|------------|------|------------|------|-------------|------|-------|
|                                           |                                                         | Min.       | Max. | Min.       | Max. | Min.       | Max. | Min.        | Max. |       |
| Dedicated (Hardwired) Array Clock Network |                                                         |            |      |            |      |            |      |             |      |       |
| t <sub>HCKH</sub>                         | Input LOW to HIGH (pad to R-Cell input)                 | 1.2        |      | 1.4        |      | 1.5        |      | 1.8         |      | ns    |
| t <sub>HCKL</sub>                         | Input HIGH to LOW (pad to R-Cell input)                 | 1.2        |      | 1.4        |      | 1.6        |      | 1.9         |      | ns    |
| t <sub>HPWH</sub>                         | Minimum Pulse Width HIGH                                | 1.4        |      | 1.6        |      | 1.8        |      | 2.1         |      | ns    |
| t <sub>HPWL</sub>                         | Minimum Pulse Width LOW                                 | 1.4        |      | 1.6        |      | 1.8        |      | 2.1         |      | ns    |
| t <sub>HCKSW</sub>                        | Maximum Skew                                            | 0.2        |      | 0.2        |      | 0.3        |      | 0.3         |      | ns    |
| t <sub>HP</sub>                           | Minimum Period                                          | 2.7        |      | 3.1        |      | 3.6        |      | 4.2         |      | ns    |
| f <sub>HMAX</sub>                         | Maximum Frequency                                       | 350        |      | 320        |      | 280        |      | 240         |      | MHz   |
| Routed Array Clock Networks               |                                                         |            |      |            |      |            |      |             |      |       |
| t <sub>RCKH</sub>                         | Input LOW to HIGH (light load)<br>(pad to R-Cell input) | 1.6        |      | 1.8        |      | 2.1        |      | 2.5         |      | ns    |
| t <sub>RCKL</sub>                         | Input HIGH to LOW (Light Load)<br>(pad to R-Cell input) | 1.8        |      | 2.0        |      | 2.3        |      | 2.7         |      | ns    |
| t <sub>RCKH</sub>                         | Input LOW to HIGH (50% load)<br>(pad to R-Cell input)   | 1.8        |      | 2.1        |      | 2.5        |      | 2.8         |      | ns    |
| t <sub>RCKL</sub>                         | Input HIGH to LOW (50% load)<br>(pad to R-Cell input)   | 2.0        |      | 2.2        |      | 2.5        |      | 3.0         |      | ns    |
| t <sub>RCKH</sub>                         | Input LOW to HIGH (100% load)<br>(pad to R-Cell input)  | 1.8        |      | 2.1        |      | 2.4        |      | 2.8         |      | ns    |
| t <sub>RCKL</sub>                         | Input HIGH to LOW (100% load)<br>(pad to R-Cell input)  | 2.0        |      | 2.2        |      | 2.5        |      | 3.0         |      | ns    |
| t <sub>RPWH</sub>                         | Min. Pulse Width HIGH                                   | 2.1        |      | 2.4        |      | 2.7        |      | 3.2         |      | ns    |
| t <sub>RPWL</sub>                         | Min. Pulse Width LOW                                    | 2.1        |      | 2.4        |      | 2.7        |      | 3.2         |      | ns    |
| t <sub>RCKSW</sub>                        | Maximum Skew (light load)                               | 0.5        |      | 0.5        |      | 0.5        |      | 0.7         |      | ns    |
| t <sub>RCKSW</sub>                        | Maximum Skew (50% load)                                 | 0.5        |      | 0.6        |      | 0.7        |      | 0.8         |      | ns    |
| t <sub>RCKSW</sub>                        | Maximum Skew (100% load)                                | 0.5        |      | 0.6        |      | 0.7        |      | 0.8         |      | ns    |
| TTL Output Module Timing                  |                                                         |            |      |            |      |            |      |             |      |       |
| t <sub>DLH</sub>                          | Data-to-Pad LOW to HIGH                                 | 2.4        |      | 2.8        |      | 3.1        |      | 3.7         |      | ns    |
| t <sub>DHL</sub>                          | Data-to-Pad HIGH to LOW                                 | 2.3        |      | 2.9        |      | 3.2        |      | 3.8         |      | ns    |
| t <sub>ENZL</sub>                         | Enable-to-Pad, Z to L                                   | 3.0        |      | 3.4        |      | 3.9        |      | 4.6         |      | ns    |
| t <sub>ENZH</sub>                         | Enable-to-Pad, Z to H                                   | 3.3        |      | 3.8        |      | 4.3        |      | 5.0         |      | ns    |
| t <sub>ENLZ</sub>                         | Enable-to-Pad, L to Z                                   | 2.3        |      | 2.7        |      | 3.0        |      | 3.5         |      | ns    |
| t <sub>ENHZ</sub>                         | Enable-to-Pad, H to Z                                   | 2.8        |      | 3.2        |      | 3.7        |      | 4.3         |      | ns    |

**Note:**

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
3. Delays based on 10 pF loading.

Table 1-19 • A54SX16P Timing Characteristics (Continued)

(Worst-Case Commercial Conditions,  $V_{CCR} = 4.75\text{ V}$ ,  $V_{CCA}, V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| Parameter                             | Description             | '-3' Speed |      | '-2' Speed |      | '-1' Speed |      | 'Std' Speed |      | Units |
|---------------------------------------|-------------------------|------------|------|------------|------|------------|------|-------------|------|-------|
|                                       |                         | Min.       | Max. | Min.       | Max. | Min.       | Max. | Min.        | Max. |       |
| TTL/PCI Output Module Timing          |                         |            |      |            |      |            |      |             |      |       |
| t <sub>DLH</sub>                      | Data-to-Pad LOW to HIGH | 1.5        |      | 1.7        |      | 2.0        |      | 2.3         |      | ns    |
| t <sub>DHL</sub>                      | Data-to-Pad HIGH to LOW | 1.9        |      | 2.2        |      | 2.4        |      | 2.9         |      | ns    |
| t <sub>ENZL</sub>                     | Enable-to-Pad, Z to L   | 2.3        |      | 2.6        |      | 3.0        |      | 3.5         |      | ns    |
| t <sub>ENZH</sub>                     | Enable-to-Pad, Z to H   | 1.5        |      | 1.7        |      | 1.9        |      | 2.3         |      | ns    |
| t <sub>ENLZ</sub>                     | Enable-to-Pad, L to Z   | 2.7        |      | 3.1        |      | 3.5        |      | 4.1         |      | ns    |
| t <sub>ENHZ</sub>                     | Enable-to-Pad, H to Z   | 2.9        |      | 3.3        |      | 3.7        |      | 4.4         |      | ns    |
| PCI Output Module Timing <sup>3</sup> |                         |            |      |            |      |            |      |             |      |       |
| t <sub>DLH</sub>                      | Data-to-Pad LOW to HIGH | 1.8        |      | 2.0        |      | 2.3        |      | 2.7         |      | ns    |
| t <sub>DHL</sub>                      | Data-to-Pad HIGH to LOW | 1.7        |      | 2.0        |      | 2.2        |      | 2.6         |      | ns    |
| t <sub>ENZL</sub>                     | Enable-to-Pad, Z to L   | 0.8        |      | 1.0        |      | 1.1        |      | 1.3         |      | ns    |
| t <sub>ENZH</sub>                     | Enable-to-Pad, Z to H   | 1.2        |      | 1.2        |      | 1.5        |      | 1.8         |      | ns    |
| t <sub>ENLZ</sub>                     | Enable-to-Pad, L to Z   | 1.0        |      | 1.1        |      | 1.3        |      | 1.5         |      | ns    |
| t <sub>ENHZ</sub>                     | Enable-to-Pad, H to Z   | 1.1        |      | 1.3        |      | 1.5        |      | 1.7         |      | ns    |
| TTL Output Module Timing              |                         |            |      |            |      |            |      |             |      |       |
| t <sub>DLH</sub>                      | Data-to-Pad LOW to HIGH | 2.1        |      | 2.5        |      | 2.8        |      | 3.3         |      | ns    |
| t <sub>DHL</sub>                      | Data-to-Pad HIGH to LOW | 2.0        |      | 2.3        |      | 2.6        |      | 3.1         |      | ns    |
| t <sub>ENZL</sub>                     | Enable-to-Pad, Z to L   | 2.5        |      | 2.9        |      | 3.2        |      | 3.8         |      | ns    |
| t <sub>ENZH</sub>                     | Enable-to-Pad, Z to H   | 3.0        |      | 3.5        |      | 3.9        |      | 4.6         |      | ns    |
| t <sub>ENLZ</sub>                     | Enable-to-Pad, L to Z   | 2.3        |      | 2.7        |      | 3.1        |      | 3.6         |      | ns    |
| t <sub>ENHZ</sub>                     | Enable-to-Pad, H to Z   | 2.9        |      | 3.3        |      | 3.7        |      | 4.4         |      | ns    |

**Note:**

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
3. Delays based on 10 pF loading.



| 84-Pin PLCC |                  |
|-------------|------------------|
| Pin Number  | A54SX08 Function |
| 1           | V <sub>CCR</sub> |
| 2           | GND              |
| 3           | V <sub>CCA</sub> |
| 4           | PRA, I/O         |
| 5           | I/O              |
| 6           | I/O              |
| 7           | V <sub>CCI</sub> |
| 8           | I/O              |
| 9           | I/O              |
| 10          | I/O              |
| 11          | TCK, I/O         |
| 12          | TDI, I/O         |
| 13          | I/O              |
| 14          | I/O              |
| 15          | I/O              |
| 16          | TMS              |
| 17          | I/O              |
| 18          | I/O              |
| 19          | I/O              |
| 20          | I/O              |
| 21          | I/O              |
| 22          | I/O              |
| 23          | I/O              |
| 24          | I/O              |
| 25          | I/O              |
| 26          | I/O              |
| 27          | GND              |
| 28          | V <sub>CCI</sub> |
| 29          | I/O              |
| 30          | I/O              |
| 31          | I/O              |
| 32          | I/O              |
| 33          | I/O              |
| 34          | I/O              |
| 35          | I/O              |

| 84-Pin PLCC |                  |
|-------------|------------------|
| Pin Number  | A54SX08 Function |
| 36          | I/O              |
| 37          | I/O              |
| 38          | I/O              |
| 39          | I/O              |
| 40          | PRB, I/O         |
| 41          | V <sub>CCA</sub> |
| 42          | GND              |
| 43          | V <sub>CCR</sub> |
| 44          | I/O              |
| 45          | HCLK             |
| 46          | I/O              |
| 47          | I/O              |
| 48          | I/O              |
| 49          | I/O              |
| 50          | I/O              |
| 51          | I/O              |
| 52          | TDO, I/O         |
| 53          | I/O              |
| 54          | I/O              |
| 55          | I/O              |
| 56          | I/O              |
| 57          | I/O              |
| 58          | I/O              |
| 59          | V <sub>CCA</sub> |
| 60          | V <sub>CCI</sub> |
| 61          | GND              |
| 62          | I/O              |
| 63          | I/O              |
| 64          | I/O              |
| 65          | I/O              |
| 66          | I/O              |
| 67          | I/O              |
| 68          | V <sub>CCA</sub> |
| 69          | GND              |
| 70          | I/O              |

| 84-Pin PLCC |                  |
|-------------|------------------|
| Pin Number  | A54SX08 Function |
| 71          | I/O              |
| 72          | I/O              |
| 73          | I/O              |
| 74          | I/O              |
| 75          | I/O              |
| 76          | I/O              |
| 77          | I/O              |
| 78          | I/O              |
| 79          | I/O              |
| 80          | I/O              |
| 81          | I/O              |
| 82          | I/O              |
| 83          | CLKA             |
| 84          | CLKB             |

| 208-Pin PQFP |                     |                                  |                     |
|--------------|---------------------|----------------------------------|---------------------|
| Pin Number   | A54SX08<br>Function | A54SX16,<br>A54SX16P<br>Function | A54SX32<br>Function |
| 1            | GND                 | GND                              | GND                 |
| 2            | TDI, I/O            | TDI, I/O                         | TDI, I/O            |
| 3            | I/O                 | I/O                              | I/O                 |
| 4            | NC                  | I/O                              | I/O                 |
| 5            | I/O                 | I/O                              | I/O                 |
| 6            | NC                  | I/O                              | I/O                 |
| 7            | I/O                 | I/O                              | I/O                 |
| 8            | I/O                 | I/O                              | I/O                 |
| 9            | I/O                 | I/O                              | I/O                 |
| 10           | I/O                 | I/O                              | I/O                 |
| 11           | TMS                 | TMS                              | TMS                 |
| 12           | V <sub>CCI</sub>    | V <sub>CCI</sub>                 | V <sub>CCI</sub>    |
| 13           | I/O                 | I/O                              | I/O                 |
| 14           | NC                  | I/O                              | I/O                 |
| 15           | I/O                 | I/O                              | I/O                 |
| 16           | I/O                 | I/O                              | I/O                 |
| 17           | NC                  | I/O                              | I/O                 |
| 18           | I/O                 | I/O                              | I/O                 |
| 19           | I/O                 | I/O                              | I/O                 |
| 20           | NC                  | I/O                              | I/O                 |
| 21           | I/O                 | I/O                              | I/O                 |
| 22           | I/O                 | I/O                              | I/O                 |
| 23           | NC                  | I/O                              | I/O                 |
| 24           | I/O                 | I/O                              | I/O                 |
| 25           | V <sub>CCR</sub>    | V <sub>CCR</sub>                 | V <sub>CCR</sub>    |
| 26           | GND                 | GND                              | GND                 |
| 27           | V <sub>CCA</sub>    | V <sub>CCA</sub>                 | V <sub>CCA</sub>    |
| 28           | GND                 | GND                              | GND                 |
| 29           | I/O                 | I/O                              | I/O                 |
| 30           | I/O                 | I/O                              | I/O                 |
| 31           | NC                  | I/O                              | I/O                 |
| 32           | I/O                 | I/O                              | I/O                 |
| 33           | I/O                 | I/O                              | I/O                 |
| 34           | I/O                 | I/O                              | I/O                 |
| 35           | NC                  | I/O                              | I/O                 |
| 36           | I/O                 | I/O                              | I/O                 |

| 208-Pin PQFP |                     |                                  |                     |
|--------------|---------------------|----------------------------------|---------------------|
| Pin Number   | A54SX08<br>Function | A54SX16,<br>A54SX16P<br>Function | A54SX32<br>Function |
| 37           | I/O                 | I/O                              | I/O                 |
| 38           | I/O                 | I/O                              | I/O                 |
| 39           | NC                  | I/O                              | I/O                 |
| 40           | V <sub>CCI</sub>    | V <sub>CCI</sub>                 | V <sub>CCI</sub>    |
| 41           | V <sub>CCA</sub>    | V <sub>CCA</sub>                 | V <sub>CCA</sub>    |
| 42           | I/O                 | I/O                              | I/O                 |
| 43           | I/O                 | I/O                              | I/O                 |
| 44           | I/O                 | I/O                              | I/O                 |
| 45           | I/O                 | I/O                              | I/O                 |
| 46           | I/O                 | I/O                              | I/O                 |
| 47           | I/O                 | I/O                              | I/O                 |
| 48           | NC                  | I/O                              | I/O                 |
| 49           | I/O                 | I/O                              | I/O                 |
| 50           | NC                  | I/O                              | I/O                 |
| 51           | I/O                 | I/O                              | I/O                 |
| 52           | GND                 | GND                              | GND                 |
| 53           | I/O                 | I/O                              | I/O                 |
| 54           | I/O                 | I/O                              | I/O                 |
| 55           | I/O                 | I/O                              | I/O                 |
| 56           | I/O                 | I/O                              | I/O                 |
| 57           | I/O                 | I/O                              | I/O                 |
| 58           | I/O                 | I/O                              | I/O                 |
| 59           | I/O                 | I/O                              | I/O                 |
| 60           | V <sub>CCI</sub>    | V <sub>CCI</sub>                 | V <sub>CCI</sub>    |
| 61           | NC                  | I/O                              | I/O                 |
| 62           | I/O                 | I/O                              | I/O                 |
| 63           | I/O                 | I/O                              | I/O                 |
| 64           | NC                  | I/O                              | I/O                 |
| 65*          | I/O                 | I/O                              | NC*                 |
| 66           | I/O                 | I/O                              | I/O                 |
| 67           | NC                  | I/O                              | I/O                 |
| 68           | I/O                 | I/O                              | I/O                 |
| 69           | I/O                 | I/O                              | I/O                 |
| 70           | NC                  | I/O                              | I/O                 |
| 71           | I/O                 | I/O                              | I/O                 |
| 72           | I/O                 | I/O                              | I/O                 |

**Note:** \* Note that Pin 65 in the A54SX32—PQ208 is a no connect (NC).

| 208-Pin PQFP |                     |                                  |                     |
|--------------|---------------------|----------------------------------|---------------------|
| Pin Number   | A54SX08<br>Function | A54SX16,<br>A54SX16P<br>Function | A54SX32<br>Function |
| 145          | V <sub>CCA</sub>    | V <sub>CCA</sub>                 | V <sub>CCA</sub>    |
| 146          | GND                 | GND                              | GND                 |
| 147          | I/O                 | I/O                              | I/O                 |
| 148          | V <sub>CCI</sub>    | V <sub>CCI</sub>                 | V <sub>CCI</sub>    |
| 149          | I/O                 | I/O                              | I/O                 |
| 150          | I/O                 | I/O                              | I/O                 |
| 151          | I/O                 | I/O                              | I/O                 |
| 152          | I/O                 | I/O                              | I/O                 |
| 153          | I/O                 | I/O                              | I/O                 |
| 154          | I/O                 | I/O                              | I/O                 |
| 155          | NC                  | I/O                              | I/O                 |
| 156          | NC                  | I/O                              | I/O                 |
| 157          | GND                 | GND                              | GND                 |
| 158          | I/O                 | I/O                              | I/O                 |
| 159          | I/O                 | I/O                              | I/O                 |
| 160          | I/O                 | I/O                              | I/O                 |
| 161          | I/O                 | I/O                              | I/O                 |
| 162          | I/O                 | I/O                              | I/O                 |
| 163          | I/O                 | I/O                              | I/O                 |
| 164          | V <sub>CCI</sub>    | V <sub>CCI</sub>                 | V <sub>CCI</sub>    |
| 165          | I/O                 | I/O                              | I/O                 |
| 166          | I/O                 | I/O                              | I/O                 |
| 167          | NC                  | I/O                              | I/O                 |
| 168          | I/O                 | I/O                              | I/O                 |
| 169          | I/O                 | I/O                              | I/O                 |
| 170          | NC                  | I/O                              | I/O                 |
| 171          | I/O                 | I/O                              | I/O                 |
| 172          | I/O                 | I/O                              | I/O                 |
| 173          | NC                  | I/O                              | I/O                 |
| 174          | I/O                 | I/O                              | I/O                 |
| 175          | I/O                 | I/O                              | I/O                 |
| 176          | NC                  | I/O                              | I/O                 |
| 177          | I/O                 | I/O                              | I/O                 |
| 178          | I/O                 | I/O                              | I/O                 |
| 179          | I/O                 | I/O                              | I/O                 |
| 180          | CLKA                | CLKA                             | CLKA                |

| 208-Pin PQFP |                     |                                  |                     |
|--------------|---------------------|----------------------------------|---------------------|
| Pin Number   | A54SX08<br>Function | A54SX16,<br>A54SX16P<br>Function | A54SX32<br>Function |
| 181          | CLKB                | CLKB                             | CLKB                |
| 182          | V <sub>CCR</sub>    | V <sub>CCR</sub>                 | V <sub>CCR</sub>    |
| 183          | GND                 | GND                              | GND                 |
| 184          | V <sub>CCA</sub>    | V <sub>CCA</sub>                 | V <sub>CCA</sub>    |
| 185          | GND                 | GND                              | GND                 |
| 186          | PRA, I/O            | PRA, I/O                         | PRA, I/O            |
| 187          | I/O                 | I/O                              | I/O                 |
| 188          | I/O                 | I/O                              | I/O                 |
| 189          | NC                  | I/O                              | I/O                 |
| 190          | I/O                 | I/O                              | I/O                 |
| 191          | I/O                 | I/O                              | I/O                 |
| 192          | NC                  | I/O                              | I/O                 |
| 193          | I/O                 | I/O                              | I/O                 |
| 194          | I/O                 | I/O                              | I/O                 |
| 195          | NC                  | I/O                              | I/O                 |
| 196          | I/O                 | I/O                              | I/O                 |
| 197          | I/O                 | I/O                              | I/O                 |
| 198          | NC                  | I/O                              | I/O                 |
| 199          | I/O                 | I/O                              | I/O                 |
| 200          | I/O                 | I/O                              | I/O                 |
| 201          | V <sub>CCI</sub>    | V <sub>CCI</sub>                 | V <sub>CCI</sub>    |
| 202          | NC                  | I/O                              | I/O                 |
| 203          | NC                  | I/O                              | I/O                 |
| 204          | I/O                 | I/O                              | I/O                 |
| 205          | NC                  | I/O                              | I/O                 |
| 206          | I/O                 | I/O                              | I/O                 |
| 207          | I/O                 | I/O                              | I/O                 |
| 208          | TCK, I/O            | TCK, I/O                         | TCK, I/O            |

**Note:** \* Note that Pin 65 in the A54SX32—PQ208 is a no connect (NC).

| 144-Pin TQFP |                  |                   |                  |
|--------------|------------------|-------------------|------------------|
| Pin Number   | A54SX08 Function | A54SX16P Function | A54SX32 Function |
| 73           | GND              | GND               | GND              |
| 74           | I/O              | I/O               | I/O              |
| 75           | I/O              | I/O               | I/O              |
| 76           | I/O              | I/O               | I/O              |
| 77           | I/O              | I/O               | I/O              |
| 78           | I/O              | I/O               | I/O              |
| 79           | V <sub>CCA</sub> | V <sub>CCA</sub>  | V <sub>CCA</sub> |
| 80           | V <sub>CCI</sub> | V <sub>CCI</sub>  | V <sub>CCI</sub> |
| 81           | GND              | GND               | GND              |
| 82           | I/O              | I/O               | I/O              |
| 83           | I/O              | I/O               | I/O              |
| 84           | I/O              | I/O               | I/O              |
| 85           | I/O              | I/O               | I/O              |
| 86           | I/O              | I/O               | I/O              |
| 87           | I/O              | I/O               | I/O              |
| 88           | I/O              | I/O               | I/O              |
| 89           | V <sub>CCA</sub> | V <sub>CCA</sub>  | V <sub>CCA</sub> |
| 90           | V <sub>CCR</sub> | V <sub>CCR</sub>  | V <sub>CCR</sub> |
| 91           | I/O              | I/O               | I/O              |
| 92           | I/O              | I/O               | I/O              |
| 93           | I/O              | I/O               | I/O              |
| 94           | I/O              | I/O               | I/O              |
| 95           | I/O              | I/O               | I/O              |
| 96           | I/O              | I/O               | I/O              |
| 97           | I/O              | I/O               | I/O              |
| 98           | V <sub>CCA</sub> | V <sub>CCA</sub>  | V <sub>CCA</sub> |
| 99           | GND              | GND               | GND              |
| 100          | I/O              | I/O               | I/O              |
| 101          | GND              | GND               | GND              |
| 102          | V <sub>CCI</sub> | V <sub>CCI</sub>  | V <sub>CCI</sub> |
| 103          | I/O              | I/O               | I/O              |
| 104          | I/O              | I/O               | I/O              |
| 105          | I/O              | I/O               | I/O              |
| 106          | I/O              | I/O               | I/O              |
| 107          | I/O              | I/O               | I/O              |
| 108          | I/O              | I/O               | I/O              |

| 144-Pin TQFP |                  |                   |                  |
|--------------|------------------|-------------------|------------------|
| Pin Number   | A54SX08 Function | A54SX16P Function | A54SX32 Function |
| 109          | GND              | GND               | GND              |
| 110          | I/O              | I/O               | I/O              |
| 111          | I/O              | I/O               | I/O              |
| 112          | I/O              | I/O               | I/O              |
| 113          | I/O              | I/O               | I/O              |
| 114          | I/O              | I/O               | I/O              |
| 115          | V <sub>CCI</sub> | V <sub>CCI</sub>  | V <sub>CCI</sub> |
| 116          | I/O              | I/O               | I/O              |
| 117          | I/O              | I/O               | I/O              |
| 118          | I/O              | I/O               | I/O              |
| 119          | I/O              | I/O               | I/O              |
| 120          | I/O              | I/O               | I/O              |
| 121          | I/O              | I/O               | I/O              |
| 122          | I/O              | I/O               | I/O              |
| 123          | I/O              | I/O               | I/O              |
| 124          | I/O              | I/O               | I/O              |
| 125          | CLKA             | CLKA              | CLKA             |
| 126          | CLKB             | CLKB              | CLKB             |
| 127          | V <sub>CCR</sub> | V <sub>CCR</sub>  | V <sub>CCR</sub> |
| 128          | GND              | GND               | GND              |
| 129          | V <sub>CCA</sub> | V <sub>CCA</sub>  | V <sub>CCA</sub> |
| 130          | I/O              | I/O               | I/O              |
| 131          | PRA, I/O         | PRA, I/O          | PRA, I/O         |
| 132          | I/O              | I/O               | I/O              |
| 133          | I/O              | I/O               | I/O              |
| 134          | I/O              | I/O               | I/O              |
| 135          | I/O              | I/O               | I/O              |
| 136          | I/O              | I/O               | I/O              |
| 137          | I/O              | I/O               | I/O              |
| 138          | I/O              | I/O               | I/O              |
| 139          | I/O              | I/O               | I/O              |
| 140          | V <sub>CCI</sub> | V <sub>CCI</sub>  | V <sub>CCI</sub> |
| 141          | I/O              | I/O               | I/O              |
| 142          | I/O              | I/O               | I/O              |
| 143          | I/O              | I/O               | I/O              |
| 144          | TCK, I/O         | TCK, I/O          | TCK, I/O         |

| 100-Pin VQFP |                  |                            |
|--------------|------------------|----------------------------|
| Pin Number   | A545X08 Function | A545X16, A545X16P Function |
| 1            | GND              | GND                        |
| 2            | TDI, I/O         | TDI, I/O                   |
| 3            | I/O              | I/O                        |
| 4            | I/O              | I/O                        |
| 5            | I/O              | I/O                        |
| 6            | I/O              | I/O                        |
| 7            | TMS              | TMS                        |
| 8            | V <sub>CCI</sub> | V <sub>CCI</sub>           |
| 9            | GND              | GND                        |
| 10           | I/O              | I/O                        |
| 11           | I/O              | I/O                        |
| 12           | I/O              | I/O                        |
| 13           | I/O              | I/O                        |
| 14           | I/O              | I/O                        |
| 15           | I/O              | I/O                        |
| 16           | I/O              | I/O                        |
| 17           | I/O              | I/O                        |
| 18           | I/O              | I/O                        |
| 19           | I/O              | I/O                        |
| 20           | V <sub>CCI</sub> | V <sub>CCI</sub>           |
| 21           | I/O              | I/O                        |
| 22           | I/O              | I/O                        |
| 23           | I/O              | I/O                        |
| 24           | I/O              | I/O                        |
| 25           | I/O              | I/O                        |
| 26           | I/O              | I/O                        |
| 27           | I/O              | I/O                        |
| 28           | I/O              | I/O                        |
| 29           | I/O              | I/O                        |
| 30           | I/O              | I/O                        |
| 31           | I/O              | I/O                        |
| 32           | I/O              | I/O                        |
| 33           | I/O              | I/O                        |
| 34           | PRB, I/O         | PRB, I/O                   |

| 100-Pin VQFP |                  |                            |
|--------------|------------------|----------------------------|
| Pin Number   | A545X08 Function | A545X16, A545X16P Function |
| 35           | V <sub>CCA</sub> | V <sub>CCA</sub>           |
| 36           | GND              | GND                        |
| 37           | V <sub>CCR</sub> | V <sub>CCR</sub>           |
| 38           | I/O              | I/O                        |
| 39           | HCLK             | HCLK                       |
| 40           | I/O              | I/O                        |
| 41           | I/O              | I/O                        |
| 42           | I/O              | I/O                        |
| 43           | I/O              | I/O                        |
| 44           | V <sub>CCI</sub> | V <sub>CCI</sub>           |
| 45           | I/O              | I/O                        |
| 46           | I/O              | I/O                        |
| 47           | I/O              | I/O                        |
| 48           | I/O              | I/O                        |
| 49           | TDO, I/O         | TDO, I/O                   |
| 50           | I/O              | I/O                        |
| 51           | GND              | GND                        |
| 52           | I/O              | I/O                        |
| 53           | I/O              | I/O                        |
| 54           | I/O              | I/O                        |
| 55           | I/O              | I/O                        |
| 56           | I/O              | I/O                        |
| 57           | V <sub>CCA</sub> | V <sub>CCA</sub>           |
| 58           | V <sub>CCI</sub> | V <sub>CCI</sub>           |
| 59           | I/O              | I/O                        |
| 60           | I/O              | I/O                        |
| 61           | I/O              | I/O                        |
| 62           | I/O              | I/O                        |
| 63           | I/O              | I/O                        |
| 64           | I/O              | I/O                        |
| 65           | I/O              | I/O                        |
| 66           | I/O              | I/O                        |
| 67           | V <sub>CCA</sub> | V <sub>CCA</sub>           |
| 68           | GND              | GND                        |

| 100-Pin VQFP |                  |                            |
|--------------|------------------|----------------------------|
| Pin Number   | A545X08 Function | A545X16, A545X16P Function |
| 69           | GND              | GND                        |
| 70           | I/O              | I/O                        |
| 71           | I/O              | I/O                        |
| 72           | I/O              | I/O                        |
| 73           | I/O              | I/O                        |
| 74           | I/O              | I/O                        |
| 75           | I/O              | I/O                        |
| 76           | I/O              | I/O                        |
| 77           | I/O              | I/O                        |
| 78           | I/O              | I/O                        |
| 79           | I/O              | I/O                        |
| 80           | I/O              | I/O                        |
| 81           | I/O              | I/O                        |
| 82           | V <sub>CCI</sub> | V <sub>CCI</sub>           |
| 83           | I/O              | I/O                        |
| 84           | I/O              | I/O                        |
| 85           | I/O              | I/O                        |
| 86           | I/O              | I/O                        |
| 87           | CLKA             | CLKA                       |
| 88           | CLKB             | CLKB                       |
| 89           | V <sub>CCR</sub> | V <sub>CCR</sub>           |
| 90           | V <sub>CCA</sub> | V <sub>CCA</sub>           |
| 91           | GND              | GND                        |
| 92           | PRA, I/O         | PRA, I/O                   |
| 93           | I/O              | I/O                        |
| 94           | I/O              | I/O                        |
| 95           | I/O              | I/O                        |
| 96           | I/O              | I/O                        |
| 97           | I/O              | I/O                        |
| 98           | I/O              | I/O                        |
| 99           | I/O              | I/O                        |
| 100          | TCK, I/O         | TCK, I/O                   |

## 313-Pin PBGA




Figure 2-6 • 313-Pin PBGA (Top View)

### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

| 329-Pin PBGA |                  | 329-Pin PBGA |                  | 329-Pin PBGA |                  | 329-Pin PBGA |                  |
|--------------|------------------|--------------|------------------|--------------|------------------|--------------|------------------|
| Pin Number   | A54SX32 Function | Pin Number   | A54SX32 Function | Pin Number   | A54SX32 Function | Pin Number   | A54SX32 Function |
| T22          | I/O              | V4           | I/O              | W23          | NC               | Y12          | V <sub>CCA</sub> |
| T23          | I/O              | V20          | I/O              | Y1           | NC               | Y13          | V <sub>CCR</sub> |
| U1           | I/O              | V21          | I/O              | Y2           | I/O              | Y14          | I/O              |
| U2           | I/O              | V22          | I/O              | Y3           | I/O              | Y15          | I/O              |
| U3           | V <sub>CCA</sub> | V23          | I/O              | Y4           | GND              | Y16          | I/O              |
| U4           | I/O              | W1           | I/O              | Y5           | I/O              | Y17          | I/O              |
| U20          | I/O              | W2           | I/O              | Y6           | I/O              | Y18          | I/O              |
| U21          | V <sub>CCA</sub> | W3           | I/O              | Y7           | I/O              | Y19          | I/O              |
| U22          | I/O              | W4           | I/O              | Y8           | I/O              | Y20          | GND              |
| U23          | I/O              | W20          | I/O              | Y9           | I/O              | Y21          | I/O              |
| V1           | V <sub>CCI</sub> | W21          | I/O              | Y10          | I/O              | Y22          | I/O              |
| V2           | I/O              | W22          | I/O              | Y11          | I/O              | Y23          | I/O              |
| V3           | I/O              |              |                  |              |                  |              |                  |

# 144-Pin FBGA




Figure 2-8 • 144-Pin FBGA (Top View)

## Note

For Package Manufacturing and Environmental information, visit the Package Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

Actel and the Actel logo are registered trademarks of Actel Corporation.  
All other trademarks are the property of their owners.



[www.actel.com](http://www.actel.com)

**Actel Corporation**

2061 Stierlin Court  
Mountain View, CA  
94043-4655 USA

**Phone** 650.318.4200  
**Fax** 650.318.4600

**Actel Europe Ltd.**

Dunlop House, Riverside Way  
Camberley, Surrey GU15 3YL  
United Kingdom

**Phone** +44 (0) 1276 401 450  
**Fax** +44 (0) 1276 401 490

**Actel Japan**

[www.jp.actel.com](http://www.jp.actel.com)

EXOS Ebisu Bldg. 4F  
1-24-14 Ebisu Shibuya-ku  
Tokyo 150 Japan

**Phone** +81.03.3445.7671  
**Fax** +81.03.3445.7668

**Actel Hong Kong**

[www.actel.com.cn](http://www.actel.com.cn)

Suite 2114, Two Pacific Place  
88 Queensway, Admiralty  
Hong Kong

**Phone** +852 2185 6460  
**Fax** +852 2185 6488