

Welcome to <u>E-XFL.COM</u>

#### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details
---------

Details	
Product Status	Obsolete
Number of LABs/CLBs	768
Number of Logic Elements/Cells	
Total RAM Bits	
Number of I/O	69
Number of Gates	12000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	84-LCC (J-Lead)
Supplier Device Package	84-PLCC (29.31x29.31)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a54sx08-1plg84i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### **Routing Resources**

Clusters and SuperClusters can be connected through the use of two innovative local routing resources called *FastConnect* and *DirectConnect*, which enable extremely fast and predictable interconnection of modules within clusters and SuperClusters (Figure 1-5 and Figure 1-6). This routing architecture also dramatically reduces the number of antifuses required to complete a circuit, ensuring the highest possible performance.





Figure 1-5 • DirectConnect and FastConnect for Type 1 SuperClusters



*Figure 1-6* • **DirectConnect and FastConnect for Type 2 SuperClusters** 



DirectConnect is a horizontal routing resource that provides connections from a C-cell to its neighboring Rcell in a given SuperCluster. DirectConnect uses a hardwired signal path requiring no programmable interconnection to achieve its fast signal propagation time of less than 0.1 ns.

FastConnect enables horizontal routing between any two logic modules within a given SuperCluster and vertical routing with the SuperCluster immediately below it. Only one programmable connection is used in a FastConnect path, delivering maximum pin-to-pin propagation of 0.4 ns.

In addition to DirectConnect and FastConnect, the architecture makes use of two globally oriented routing resources known as segmented routing and high-drive routing. The Actel segmented routing structure provides a variety of track lengths for extremely fast routing between SuperClusters. The exact combination of track lengths and antifuses within each path is chosen by the 100 percent automatic place-and-route software to minimize signal propagation delays.

The Actel high-drive routing structure provides three clock networks. The first clock, called HCLK, is hardwired from the HCLK buffer to the clock select multiplexer (MUX) in each R-cell. This provides a fast propagation path for the clock signal, enabling the 3.7 ns clock-to-out (pin-to-pin) performance of the SX devices. The hardwired clock is tuned to provide clock skew as low as 0.25 ns. The remaining two clocks (CLKA, CLKB) are global clocks that can be sourced from external pins or from internal logic signals within the SX device.

### **Other Architectural Features**

### Technology

The Actel SX family is implemented on a high-voltage twin-well CMOS process using 0.35  $\mu$  design rules. The metal-to-metal antifuse is made up of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ("on" state) resistance of 25  $\Omega$  with a capacitance of 1.0 fF for low signal impedance.

### Performance

The combination of architectural features described above enables SX devices to operate with internal clock frequencies exceeding 300 MHz, enabling very fast execution of even complex logic functions. Thus, the SX family is an optimal platform upon which to integrate the functionality previously contained in multiple CPLDs. In addition, designs that previously would have required a gate array to meet performance goals can now be integrated into an SX device with dramatic improvements in cost and time to market. Using timingdriven place-and-route tools, designers can achieve highly deterministic device performance. With SX devices, designers do not need to use complicated performance-enhancing design techniques such as the use of redundant logic to reduce fanout on critical nets or the instantiation of macros in HDL code to achieve high performance.

### I/O Modules

Each I/O on an SX device can be configured as an input, an output, a tristate output, or a bidirectional pin.

Even without the inclusion of dedicated I/O registers, these I/Os, in combination with array registers, can achieve clock-to-out (pad-to-pad) timing as fast as 3.7 ns. I/O cells that have embedded latches and flip-flops require instantiation in HDL code; this is a design complication not encountered in SX FPGAs. Fast pin-to-pin timing ensures that the device will have little trouble interfacing with any other device in the system, which in turn enables parallel design of system components and reduces overall design time.

### **Power Requirements**

The SX family supports 3.3 V operation and is designed to tolerate 5.0 V inputs. (Table 1-1). Power consumption is extremely low due to the very short distances signals are required to travel to complete a circuit. Power requirements are further reduced because of the small number of low-resistance antifuses in the path. The antifuse architecture does not require active circuitry to hold a charge (as do SRAM or EPROM), making it the lowest power architecture on the market.

Device	V <sub>CCA</sub>	V <sub>CCI</sub>	V <sub>CCR</sub>	Maximum Input Tolerance	Maximum Output Drive
A54SX08 A54SX16 A54SX32	3.3 V	3.3 V	5.0 V	5.0 V	3.3 V
A54SX16-P*	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
	3.3 V	3.3 V	5.0 V	5.0 V	3.3 V
	3.3 V	5.0 V	5.0 V	5.0 V	5.0 V

**Note:** \*A54SX16-P has three different entries because it is capable of both a 3.3 V and a 5.0 V drive.






Figure 1-8 • Probe Setup

# Programming

Device programming is supported through Silicon Sculptor series of programmers. In particular, Silicon Sculptor II are compact, robust, single-site and multi-site device programmer for the PC.

With standalone software, Silicon Sculptor II allows concurrent programming of multiple units from the same PC, ensuring the fastest programming times possible. Each fuse is subsequently verified by Silicon Sculptor II to insure correct programming. In addition, integrity tests ensure that no extra fuses are programmed. Silicon Sculptor II also provides extensive hardware self-testing capability. The procedure for programming an SX device using Silicon Sculptor II are as follows:

- 1. Load the .AFM file
- 2. Select the device to be programmed
- 3. Begin programming

When the design is ready to go to production, Actel offers device volume-programming services either through distribution partners or via in-house programming from the factory.

For more details on programming SX devices, refer to the *Programming Antifuse Devices* application note and the *Silicon Sculptor II User's Guide*.

# **3.3 V / 5 V Operating Conditions** *Table 1-3* • Absolute Maximum Ratings<sup>1</sup>

Symbol	Parameter	Limits	Units
V <sub>CCR</sub> <sup>2</sup>	DC Supply Voltage <sup>3</sup>	-0.3 to + 6.0	V
V <sub>CCA</sub> <sup>2</sup>	DC Supply Voltage	-0.3 to + 4.0	V
V <sub>CCI</sub> <sup>2</sup>	DC Supply Voltage (A54SX08, A54SX16, A54SX32)	-0.3 to + 4.0	V
V <sub>CCI</sub> <sup>2</sup>	DC Supply Voltage (A54SX16P)	-0.3 to + 6.0	V
VI	Input Voltage	-0.5 to + 5.5	V
V <sub>O</sub>	Output Voltage	-0.5 to + 3.6	V
I <sub>IO</sub>	I/O Source Sink Current <sup>3</sup>	-30 to + 5.0	mA
T <sub>STG</sub>	Storage Temperature	–65 to +150	°C

Notes:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the Recommended Operating Conditions.

2.  $V_{CCR}$  in the A54SX16P must be greater than or equal to  $V_{CCI}$  during power-up and power-down sequences and during normal operation.

3. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than  $V_{CC}$  + 0.5 V or less than GND – 0.5 V, the internal protection diodes will forward-bias and can draw excessive current.

# PCI Compliance for the SX Family

The SX family supports 3.3 V and 5.0 V PCI and is compliant with the PCI Local Bus Specification Rev. 2.1.

Table 1-6 •	A54SX16P DC Specifications (5.0 V PCI Operation)	
-------------	--	--

Symbol	Parameter	Condition	Min.	Max.	Units
V <sub>CCA</sub>	Supply Voltage for Array		3.0	3.6	V
V <sub>CCR</sub>	Supply Voltage required for Internal Biasing		4.75	5.25	V
V <sub>CCI</sub>	Supply Voltage for I/Os		4.75	5.25	V
V <sub>IH</sub>	Input High Voltage <sup>1</sup>		2.0	$V_{CC} + 0.5$	V
V <sub>IL</sub>	Input Low Voltage <sup>1</sup>		-0.5	0.8	V
I <sub>IH</sub>	Input High Leakage Current	V <sub>IN</sub> = 2.7		70	μA
IIL	Input Low Leakage Current	V <sub>IN</sub> = 0.5		-70	μA
V <sub>OH</sub>	Output High Voltage	I <sub>OUT</sub> = -2 mA	2.4		V
V <sub>OL</sub>	Output Low Voltage <sup>2</sup>	I <sub>OUT</sub> = 3 mA, 6 mA		0.55	V
C <sub>IN</sub>	Input Pin Capacitance <sup>3</sup>			10	pF
C <sub>CLK</sub>	CLK Pin Capacitance		5	12	pF
C <sub>IDSEL</sub>	IDSEL Pin Capacitance <sup>4</sup>			8	pF

Notes:

1. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.


2. Signals without pull-up resistors must have 3 mA low output current. Signals requiring pull-up must have 6 mA; the latter include, FRAME#, IRDY#, TRDY#, DEVSEL#, STOP#, SERR#, PERR#, LOCK#, and, when used, AD[63::32], C/BE[7::4]#, PAR64, REQ64#, and ACK64#.

3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).

4. Lower capacitance on this input-only pin allows for non-resistive coupling to AD[xx].



Figure 1-9 shows the 5.0 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the A54SX16P device.



### Figure 1-9 • 5.0 V PCI Curve for A54SX16P Device

 $I_{OH} = 11.9 \times (V_{OUT} - 5.25) \times (V_{OUT} + 2.45)$ for V<sub>CC</sub> > V<sub>OUT</sub> > 3.1 V  $I_{OL} = 78.5 \times V_{OUT} \times (4.4 - V_{OUT})$  for 0 V < V\_{OUT} < 0.71 V

EQ 1-1

EQ 1-2

# A54SX16P AC Specifications (3.3 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
	Switching Current High	$0 < V_{OUT} \le 0.3 V_{CC}^{1}$			mA
1		$0.3V_{CC} \le V_{OUT} < 0.9V_{CC}^{-1}$	-12V <sub>CC</sub>		mA
IOH(AC)		$0.7V_{CC} < V_{OUT} < V_{CC}^{1, 2}$	–17.1 + (V <sub>CC</sub> – V <sub>OUT</sub> )	EQ 1-3 on page 1-14	
	(Test Point)	$V_{OUT} = 0.7 V_{CC}^2$		-32V <sub>CC</sub>	mA
	Switching Current High	$V_{CC} > V_{OUT} \ge 0.6 V_{CC}^{1}$			mA
1		$0.6V_{CC} > V_{OUT} > 0.1V_{CC}^{1}$	16V <sub>CC</sub>		mA
I <sub>OL(AC)</sub>		$0.18V_{CC} > V_{OUT} > 0^{1, 2}$	26.7V <sub>OUT</sub>	EQ 1-4 on page 1-14	mA
	(Test Point)	$V_{OUT} = 0.18 V_{CC}^2$		38V <sub>CC</sub>	
I <sub>CL</sub>	Low Clamp Current	$-3 < V_{IN} \le -1$	–25 + (V <sub>IN</sub> + 1)/0.015		mA
I <sub>CH</sub>	High Clamp Current	$-3 < V_{IN} \le -1$	25 + (V <sub>IN</sub> – V <sub>OUT</sub> – 1)/0.015		mA
slew <sub>R</sub>	Output Rise Slew Rate <sup>3</sup>	$0.2V_{CC}$ to $0.6V_{CC}$ load	1	4	V/ns
slew <sub>F</sub>	Output Fall Slew Rate <sup>3</sup>	$0.6V_{CC}$ to $0.2V_{CC}$ load	1	4	V/ns


#### Table 1-9 • A54SX16P AC Specifications (3.3 V PCI Operation)

Notes:

1. Refer to the V/I curves in Figure 1-10 on page 1-14. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to CLK and RST# which are system outputs. "Switching Current High" specification are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD# which are open drain outputs.

2. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (C and D) are provided with the respective diagrams in Figure 1-10 on page 1-14. The equation defined maxima should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.

3. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per the latest revision of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is required (the maximum is no longer simply a guideline). Rise slew rate does not apply to open drain outputs.



# **Evaluating Power in SX Devices**

A critical element of system reliability is the ability of electronic devices to safely dissipate the heat generated during operation. The thermal characteristics of a circuit depend on the device and package used, the operating temperature, the operating current, and the system's ability to dissipate heat.

You should complete a power evaluation early in the design process to help identify potential heat-related problems in the system and to prevent the system from exceeding the device's maximum allowed junction temperature.

The actual power dissipated by most applications is significantly lower than the power the package can dissipate. However, a thermal analysis should be performed for all projects. To perform a power evaluation, follow these steps:

- 1. Estimate the power consumption of the application.
- 2. Calculate the maximum power allowed for the device and package.
- 3. Compare the estimated power and maximum power values.

### **Estimating Power Consumption**

The total power dissipation for the SX family is the sum of the DC power dissipation and the AC power dissipation. Use EQ 1-5 to calculate the estimated power consumption of your application.

$$P_{Total} = P_{DC} + P_{AC}$$

р

х

у

r<sub>1</sub>

fn

fp

f<sub>s1</sub>

### **DC** Power Dissipation

The power due to standby current is typically a small component of the overall power. The Standby power is shown in Table 1-12 for commercial, worst-case conditions (70°C).

Table 1-12	• Sta	ndby Pov	ver
------------	-------	----------	-----

I <sub>cc</sub>	V <sub>cc</sub>	Power
4 mA	3.6 V	14.4 mW

The DC power dissipation is defined in EO 1-6.

 $P_{DC} = (I_{standby}) \times V_{CCA} + (I_{standby}) \times V_{CCR} +$  $(I_{standbv}) \times V_{CCI} + xV_{OL} \times I_{OL} + y(V_{CCI} - V_{OH}) \times V_{OH}$ 

EQ 1-6

### **AC Power Dissipation**

The power dissipation of the SX Family is usually dominated by the dynamic power dissipation. Dynamic power dissipation is a function of frequency, equivalent capacitance, and power supply voltage. The AC power dissipation is defined in EQ 1-7 and EQ 1-8.

EQ 1-7

 $P_{AC} = V_{CCA}^2 \times [(m \times C_{EOM} \times f_m)_{Module} +$  $(n \times C_{EOI} \times f_n)_{Input Buffer} + (p \times (C_{EOO} + C_L) \times f_p)_{Output Buffer} +$  $(0.5 \times (q_1 \times C_{EQCR} \times f_{q1}) + (r_1 \times f_{q1}))_{RCLKA} +$  $(0.5 \times (q2 \times CEQCR \times f_{q2}) + (r2 \times f_{q2}))RCLKB +$  $(0.5 \times (s_1 \times C_{EOHV} \times f_{s1}) + (C_{EOHF} \times f_{s1}))_{HCLK}]$ 

EQ 1-8

### **Definition of Terms Used in Formula**

m	=	Number of logic modules switching at f <sub>m</sub>
n	=	Number of input buffers switching at f <sub>p</sub>

- = Number of input buffers switching at f<sub>n</sub>
- Number of output buffers switching at fp =
- Number of clock loads on the first routed array  $q_1$ clock
- Number of clock loads on the second routed array =  $q_2$ clock
  - = Number of I/Os at logic low
  - Number of I/Os at logic high =
  - = Fixed capacitance due to first routed array clock
- Fixed capacitance due to second routed array = r<sub>2</sub> clock
- Number of clock loads on the dedicated array = s<sub>1</sub> clock

$$C_{EQM}$$
 = Equivalent capacitance of logic modules in pF

- Equivalent capacitance of input buffers in pF C<sub>EQI</sub> =
- Equivalent capacitance of output buffers in pF  $C_{EOO} =$
- Equivalent capacitance of routed array clock in pF  $C_{EOCR} =$
- Variable capacitance of dedicated array clock  $C_{EOHV} =$
- Fixed capacitance of dedicated array clock  $C_{EOHF} =$
- C = Output lead capacitance in pF
- Average logic module switching rate in MHz fm =
  - = Average input buffer switching rate in MHz
  - = Average output buffer switching rate in MHz
- = Average first routed array clock rate in MHz f<sub>q1</sub>
- Average second routed array clock rate in MHz f<sub>q2</sub> =
  - = Average dedicated array clock rate in MHz

Table 1-13 shows capacitance values for various devices.

	A54SX08	A54SX16	A54SX16P	A54SX32
C <sub>EQM</sub> (pF)	4.0	4.0	4.0	4.0
C <sub>EQI</sub> (pF)	3.4	3.4	3.4	3.4
C <sub>EQO</sub> (pF)	4.7	4.7	4.7	4.7
C <sub>EQCR</sub> (pF)	1.6	1.6	1.6	1.6
C <sub>EQHV</sub>	0.615	0.615	0.615	0.615
C <sub>EQHF</sub>	60	96	96	140
r <sub>1</sub> (pF)	87	138	138	171
r <sub>2</sub> (pF)	87	138	138	171

 Table 1-13
 Capacitance Values for Devices

#### Table 1-14 • Power Consumption Guidelines

### Guidelines for Calculating Power Consumption

The power consumption guidelines are meant to represent worst-case scenarios so that they can be generally used to predict the upper limits of power dissipation. These guidelines are shown in Table 1-14.

### **Sample Power Calculation**

One of the designs used to characterize the SX family was a 528 bit serial-in, serial-out shift register. The design utilized 100 percent of the dedicated flip-flops of an A54SX16P device. A pattern of 0101... was clocked into the device at frequencies ranging from 1 MHz to 200 MHz. Shifting in a series of 0101... caused 50 percent of the flip-flops to toggle from low to high at every clock cycle.

Description	Power Consumption Guideline
Logic Modules (m)	20% of modules
Inputs Switching (n)	# inputs/4
Outputs Switching (p)	# outputs/4
First Routed Array Clock Loads (q <sub>1</sub> )	20% of register cells
Second Routed Array Clock Loads (q <sub>2</sub> )	20% of register cells
Load Capacitance (C <sub>L</sub> )	35 pF
Average Logic Module Switching Rate (f <sub>m</sub> )	f/10
Average Input Switching Rate (f <sub>n</sub> )	f/5
Average Output Switching Rate (f <sub>p</sub> )	f/10
Average First Routed Array Clock Rate (f <sub>q1</sub> )	f/2
Average Second Routed Array Clock Rate (f <sub>q2</sub> )	f/2
Average Dedicated Array Clock Rate (f <sub>s1</sub> )	f
Dedicated Clock Array Clock Loads (s <sub>1</sub> )	20% of regular modules

Follow the steps below to estimate power consumption. The values provided for the sample calculation below are for the shift register design above. This method for estimating power consumption is conservative and the actual power consumption of your design may be less than the estimated power consumption.

The total power dissipation for the SX family is the sum of the AC power dissipation and the DC power dissipation.

$$P_{Total} = P_{AC}$$
 (dynamic power) +  $P_{DC}$  (static power)

EQ 1-9

### **AC Power Dissipation**


 $P_{AC} = P_{Module} + P_{RCLKA Net} + P_{RCLKB Net} + P_{HCLK Net} + P_{Output Buffer} + P_{Input Buffer}$ 


$$\begin{split} P_{AC} &= V_{CCA}^2 \times [(m \times C_{EQM} \times f_m)_{Module} + \\ (n \times C_{EQI} \times f_n)_{Input Buffer} + (p \times (C_{EQO} + C_L) \times f_p)_{Output Buffer} + \\ (0.5 & (q_1 \times C_{EQCR} \times f_{q1}) + (r_1 \times f_{q1}))_{RCLKA} + \\ (0.5 & (q_2 \times C_{EQCR} \times f_{q2}) + (r_2 \times f_{q2}))_{RCLKB} + \\ (0.5 & (s_1 \times C_{EQHV} \times f_{s1}) + (C_{EQHF} \times f_{s1}))_{HCLK}] \end{split}$$

EQ 1-11



# **SX Timing Model**





### Figure 1-12 • SX Timing Model

### **Hardwired Clock**

External Setup =  $t_{INY} + t_{IRD1} + t_{SUD} - t_{HCKH}$ = 1.5 + 0.3 + 0.5 - 1.0 = 1.3 ns

Clock-to-Out (Pin-to-Pin)

$$= t_{HCKH} + t_{RCO} + t_{RD1} + t_{DHL}$$
  
= 1.0 + 0.8 + 0.3 + 1.6 = 3.7 r

EQ 1-16

#### **Routed Clock**

	External Setup = $t_{INY} + t_{IRD1} + t_{SUD} - t_{RCKH}$ = 1.5 + 0.3 + 0.5 - 1.5 = 0.8 ns	
EQ 1-15		EQ 1-17
	Clock-to-Out (Pin-to-Pin)	
	$= t_{RCKH} + t_{RCO} + t_{RD1} + t_{DHL}$	
	= 1.52+ 0.8 + 0.3 + 1.6 = 4.2 ns	
EO 1-16		EQ 1-18



#### Table 1-17 A54SX08 Timing Characteristics (Continued)

(Worst-Case Commercial Conditions,	V <sub>CCR</sub> = 4.75 V, V <sub>CC</sub>	<sub>A,</sub> V <sub>CCI</sub> = 3.0 V, T <sub>J</sub> = 70°C)
------------------------------------	--	--

		'-3' \$	Speed	'-2' Speed		'-1' \$	5peed	'Std' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (Hardwired) Array Clock Network										
t <sub>HCKH</sub>	Input LOW to HIGH (pad to R-Cell input)		1.0		1.1		1.3		1.5	ns
t <sub>HCKL</sub>	Input HIGH to LOW (pad to R-Cell input)		1.0		1.2		1.4		1.6	ns
t <sub>HPWH</sub>	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
t <sub>HPWL</sub>	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
t <sub>HCKSW</sub>	Maximum Skew		0.1		0.2		0.2		0.2	ns
t <sub>HP</sub>	Minimum Period	2.7		3.1		3.6		4.2		ns
f <sub>HMAX</sub>	Maximum Frequency		350		320		280		240	MHz
Routed Arra	ay Clock Networks									
t <sub>RCKH</sub>	Input LOW to HIGH (light load) (pad to R-Cell input)		1.3		1.5		1.7		2.0	ns
t <sub>RCKL</sub>	Input HIGH to LOW (light load) (pad to R-Cell Input)		1.4		1.6		1.8		2.1	ns
t <sub>RCKH</sub>	Input LOW to HIGH (50% load) (pad to R-Cell input)		1.4		1.7		1.9		2.2	ns
t <sub>RCKL</sub>	Input HIGH to LOW (50% load) (pad to R-Cell input)		1.5		1.7		2.0		2.3	ns
t <sub>RCKH</sub>	Input LOW to HIGH (100% load) (pad to R-Cell input)		1.5		1.7		1.9		2.2	ns
t <sub>RCKL</sub>	Input HIGH to LOW (100% load) (pad to R-Cell input)		1.5		1.8		2.0		2.3	ns
t <sub>RPWH</sub>	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
t <sub>RPWL</sub>	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
t <sub>RCKSW</sub>	Maximum Skew (light load)		0.1		0.2		0.2		0.2	ns
t <sub>RCKSW</sub>	Maximum Skew (50% load)		0.3		0.3		0.4		0.4	ns
t <sub>RCKSW</sub>	Maximum Skew (100% load)		0.3		0.3		0.4		0.4	ns
TTL Output	Module Timing1									
t <sub>DLH</sub>	Data-to-Pad LOW to HIGH		1.6		1.9		2.1		2.5	ns
t <sub>DHL</sub>	Data-to-Pad HIGH to LOW		1.6		1.9		2.1		2.5	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.1		2.4		2.8		3.2	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.3		2.7		3.1		3.6	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		1.4		1.7		1.9		2.2	ns

Note:

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

## A54SX16 Timing Characteristics

Table 1-18 • A54SX16 Timing Characteristics

(Worst-Case Commercial Conditions, V<sub>CCR</sub> = 4.75 V, V<sub>CCA</sub>, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		'-3' 9	Speed	'-2' Speed		'–1' Speed		'Std' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Propagation Delays <sup>1</sup>										
t <sub>PD</sub>	Internal Array Module		0.6		0.7		0.8		0.9	ns
Predicted R	outing Delays <sup>2</sup>									
t <sub>DC</sub>	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t <sub>FC</sub>	FO = 1 Routing Delay, Fast Connect		0.3		0.4		0.4		0.5	ns
t <sub>RD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		0.6		0.7		0.8		0.9	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		0.8		0.9		1.0		1.2	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t <sub>RD12</sub>	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns
R-Cell Timi	່າໆ									
t <sub>RCO</sub>	Sequential Clock-to-Q		0.8		1.1		1.2		1.4	ns
t <sub>CLR</sub>	Asynchronous Clear-to-Q		0.5		0.6		0.7		0.8	ns
t <sub>PRESET</sub>	Asynchronous Preset-to-Q		0.7		0.8		0.9		1.0	ns
t <sub>SUD</sub>	Flip-Flop Data Input Set-Up	0.5		0.5		0.7		0.8		ns
t <sub>HD</sub>	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
Input Modu	le Propagation Delays									
t <sub>INYH</sub>	Input Data Pad-to-Y HIGH		1.5		1.7		1.9		2.2	ns
t <sub>INYL</sub>	Input Data Pad-to-Y LOW		1.5		1.7		1.9		2.2	ns
Predicted I	nput Routing Delays <sup>2</sup>									
t <sub>IRD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		0.6		0.7		0.8		0.9	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		0.8		0.9		1.0		1.2	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns

Notes:

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn'}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD'}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 35 pF loading, except  $t_{ENZL}$  and  $t_{ENZH}$ . For  $t_{ENZL}$  and  $t_{ENZH}$ , the loading is 5 pF.

84-Pin PLCC					
Pin Number	A54SX08 Function				
1	V <sub>CCR</sub>				
2	GND				
3	V <sub>CCA</sub>				
4	PRA, I/O				
5	I/O				
6	I/O				
7	V <sub>CCI</sub>				
8	I/O				
9	I/O				
10	I/O				
11	TCK, I/O				
12	TDI, I/O				
13	I/O				
14	I/O				
15	I/O				
16	TMS				
17	I/O				
18	I/O				
19	I/O				
20	I/O				
21	I/O				
22	I/O				
23	I/O				
24	I/O				
25	I/O				
26	I/O				
27	GND				
28	V <sub>CCI</sub>				
29	I/O				
30	I/O				
31	I/O				
32	I/O				
33	I/O				
34	I/O				
35	I/O				

84-Pin PLCC				
Pin Number	A54SX08 Function			
36	I/O			
37	I/O			
38	I/O			
39	I/O			
40	PRB, I/O			
41	V <sub>CCA</sub>			
42	GND			
43	V <sub>CCR</sub>			
44	I/O			
45	HCLK			
46	I/O			
47	I/O			
48	I/O			
49	I/O			
50	I/O			
51	I/O			
52	TDO, I/O			
53	I/O			
54	I/O			
55	I/O			
56	I/O			
57	I/O			
58	I/O			
59	V <sub>CCA</sub>			
60	V <sub>CCI</sub>			
61	GND			
62	I/O			
63	I/O			
64	I/O			
65	I/O			
66	I/O			
67	I/O			
68	V <sub>CCA</sub>			
69	GND			
70	I/O			

84-Pi	84-Pin PLCC						
Pin Number	A54SX08 Function						
71	I/O						
72	I/O						
73	I/O						
74	I/O						
75	I/O						
76	I/O						
77	I/O						
78	I/O						
79	I/O						
80	I/O						
81	I/O						
82	I/O						
83	CLKA						
84	CLKB						



# 208-Pin PQFP




Figure 2-2 • 208-Pin PQFP (Top View)

### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

144-Pin TQFP				144-Pin TQFP					
Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function	Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function		
1	GND	GND	GND	37	I/O	I/O	I/O		
2	TDI, I/O	TDI, I/O	TDI, I/O	38	Ι/O	I/O	I/O		
3	I/O	I/O	I/O	39	I/O	I/O	I/O		
4	I/O	I/O	I/O	40	I/O	I/O	I/O		
5	I/O	I/O	I/O	41	I/O	I/O	I/O		
6	I/O	I/O	I/O	42	I/O	I/O	I/O		
7	I/O	I/O	I/O	43	I/O	I/O	I/O		
8	I/O	I/O	I/O	44	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>		
9	TMS	TMS	TMS	45	I/O	I/O	I/O		
10	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	46	I/O	I/O	I/O		
11	GND	GND	GND	47	I/O	I/O	I/O		
12	I/O	I/O	I/O	48	I/O	I/O	I/O		
13	I/O	I/O	I/O	49	I/O	I/O	I/O		
14	I/O	I/O	I/O	50	I/O	I/O	I/O		
15	I/O	I/O	I/O	51	I/O	I/O	I/O		
16	I/O	I/O	I/O	52	I/O	I/O	I/O		
17	I/O	I/O	I/O	53	I/O	I/O	I/O		
18	I/O	I/O	I/O	54	PRB, I/O	PRB, I/O	PRB, I/O		
19	V <sub>CCR</sub>	V <sub>CCR</sub>	V <sub>CCR</sub>	55	I/O	I/O	I/O		
20	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	56	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>		
21	I/O	I/O	I/O	57	GND	GND	GND		
22	I/O	I/O	I/O	58	V <sub>CCR</sub>	V <sub>CCR</sub>	V <sub>CCR</sub>		
23	I/O	I/O	I/O	59	I/O	I/O	I/O		
24	I/O	I/O	I/O	60	HCLK	HCLK	HCLK		
25	I/O	I/O	I/O	61	I/O	I/O	I/O		
26	I/O	I/O	I/O	62	I/O	I/O	I/O		
27	I/O	I/O	I/O	63	I/O	I/O	I/O		
28	GND	GND	GND	64	I/O	I/O	I/O		
29	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	65	I/O	I/O	I/O		
30	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	66	I/O	I/O	I/O		
31	I/O	I/O	I/O	67	I/O	I/O	I/O		
32	I/O	I/O	I/O	68	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>		
33	I/O	I/O	I/O	69	I/O	I/O	I/O		
34	I/O	I/O	I/O	70	I/O	I/O	I/O		
35	I/O	I/O	I/O	71	TDO, I/O	TDO, I/O	TDO, I/O		
36	GND	GND	GND	72	ΙΟ	I/O	I/O		

176-Pin TQFP				176-Pin TQFP					
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function	Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function		
69	HCLK	HCLK	HCLK	103	I/O	I/O	I/O		
70	I/O	I/O	I/O	104	I/O	I/O	I/O		
71	I/O	I/O	I/O	105	I/O	I/O	I/O		
72	I/O	I/O	I/O	106	I/O	I/O	I/O		
73	I/O	I/O	I/O	107	I/O	I/O	I/O		
74	I/O	I/O	I/O	108	GND	GND	GND		
75	I/O	I/O	I/O	109	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>		
76	I/O	I/O	I/O	110	GND	GND	GND		
77	I/O	I/O	I/O	111	I/O	I/O	I/O		
78	I/O	I/O	I/O	112	I/O	I/O	I/O		
79	NC	I/O	I/O	113	I/O	I/O	I/O		
80	I/O	I/O	I/O	114	I/O	I/O	I/O		
81	NC	I/O	I/O	115	I/O	I/O	I/O		
82	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	116	I/O	I/O	I/O		
83	I/O	I/O	I/O	117	I/O	I/O	I/O		
84	I/O	I/O	I/O	118	NC	I/O	I/O		
85	I/O	I/O	I/O	119	I/O	I/O	I/O		
86	I/O	I/O	I/O	120	NC	I/O	I/O		
87	TDO, I/O	TDO, I/O	TDO, I/O	121	NC	I/O	I/O		
88	I/O	I/O	I/O	122	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>		
89	GND	GND	GND	123	GND	GND	GND		
90	NC	I/O	I/O	124	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>		
91	NC	I/O	I/O	125	I/O	I/O	I/O		
92	I/O	I/O	I/O	126	I/O	I/O	I/O		
93	I/O	I/O	I/O	127	I/O	I/O	I/O		
94	I/O	I/O	I/O	128	I/O	I/O	I/O		
95	I/O	I/O	I/O	129	I/O	I/O	I/O		
96	I/O	I/O	I/O	130	I/O	I/O	I/O		
97	I/O	I/O	I/O	131	NC	I/O	I/O		
98	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	132	NC	I/O	I/O		
99	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	133	GND	GND	GND		
100	I/O	I/O	I/O	134	I/O	I/O	I/O		
101	I/O	I/O	I/O	135	I/O	I/O	I/O		
102	I/O	I/O	I/O	136	I/O	I/O	I/O		



	176-Pi	n TQFP		176-Pin TQFP					
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function	Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function		
137	I/O	I/O	I/O	157	Pra, I/O	PRA, I/O	PRA, I/O		
138	I/O	I/O	I/O	158	I/O	I/O	I/O		
139	I/O	I/O	I/O	159	I/O	I/O	I/O		
140	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	160	I/O	I/O	I/O		
141	I/O	I/O	I/O	161	I/O	I/O	I/O		
142	I/O	I/O	I/O	162	I/O	I/O	I/O		
143	I/O	I/O	I/O	163	I/O	I/O	I/O		
144	I/O	I/O	I/O	164	I/O	I/O	I/O		
145	I/O	I/O	I/O	165	I/O	I/O	I/O		
146	I/O	I/O	I/O	166	I/O	I/O	I/O		
147	I/O	I/O	I/O	167	I/O	I/O	I/O		
148	I/O	I/O	I/O	168	NC	I/O	I/O		
149	I/O	I/O	I/O	169	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>		
150	I/O	I/O	I/O	170	I/O	I/O	I/O		
151	I/O	I/O	I/O	171	NC	I/O	I/O		
152	CLKA	CLKA	CLKA	172	NC	I/O	I/O		
153	CLKB	CLKB	CLKB	173	NC	I/O	I/O		
154	V <sub>CCR</sub>	V <sub>CCR</sub>	V <sub>CCR</sub>	174	I/O	I/O	I/O		
155	GND	GND	GND	175	I/O	I/O	I/O		
156	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	176	TCK, I/O	TCK, I/O	TCK, I/O		

	100-Pin VQFP					
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function				
1	GND	GND				
2	TDI, I/O	TDI, I/O				
3	I/O	I/O				
4	I/O	I/O				
5	I/O	I/O				
6	I/O	I/O				
7	TMS	TMS				
8	V <sub>CCI</sub>	V <sub>CCI</sub>				
9	GND	GND				
10	I/O	I/O				
11	I/O	I/O				
12	I/O	I/O				
13	I/O	I/O				
14	I/O	I/O				
15	I/O	I/O				
16	I/O	I/O				
17	I/O	I/O				
18	I/O	I/O				
19	I/O	I/O				
20	V <sub>CCI</sub>	V <sub>CCI</sub>				
21	I/O	I/O				
22	I/O	I/O				
23	I/O	I/O				
24	I/O	I/O				
25	I/O	I/O				
26	I/O	I/O				
27	I/O	I/O				
28	I/O	I/O				
29	I/O	I/O				
30	I/O	I/O				
31	I/O	I/O				
32	I/O	I/O				
33	I/O	I/O				
34	PRB, I/O	PRB, I/O				

100-Pin VQFP						
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function				
35	V <sub>CCA</sub>	V <sub>CCA</sub>				
36	GND	GND				
37	V <sub>CCR</sub>	V <sub>CCR</sub>				
38	I/O	I/O				
39	HCLK	HCLK				
40	I/O	I/O				
41	I/O	I/O				
42	I/O	I/O				
43	I/O	I/O				
44	V <sub>CCI</sub>	V <sub>CCI</sub>				
45	I/O	I/O				
46	I/O	I/O				
47	I/O	I/O				
48	I/O	I/O				
49	TDO, I/O	TDO, I/O				
50	I/O	I/O				
51	GND	GND				
52	I/O	I/O				
53	I/O	I/O				
54	I/O	I/O				
55	I/O	I/O				
56	I/O	I/O				
57	V <sub>CCA</sub>	V <sub>CCA</sub>				
58	V <sub>CCI</sub>	V <sub>CCI</sub>				
59	I/O	I/O				
60	I/O	I/O				
61	I/O	I/O				
62	I/O	I/O				
63	I/O	I/O				
64	I/O	I/O				
65	I/O	I/O				
66	I/O	I/O				
67	V <sub>CCA</sub>	V <sub>CCA</sub>				
68	GND	GND				

100-Pin VQFP					
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function			
69	GND	GND			
70	I/O	I/O			
71	I/O	I/O			
72	I/O	I/O			
73	I/O	I/O			
74	I/O	I/O			
75	I/O	I/O			
76	I/O	I/O			
77	I/O	I/O			
78	I/O	I/O			
79	I/O	I/O			
80	I/O	I/O			
81	I/O	I/O			
82	V <sub>CCI</sub>	V <sub>CCI</sub>			
83	I/O	I/O			
84	I/O	I/O			
85	I/O	I/O			
86	I/O	I/O			
87	CLKA	CLKA			
88	CLKB	CLKB			
89	V <sub>CCR</sub>	V <sub>CCR</sub>			
90	V <sub>CCA</sub>	V <sub>CCA</sub>			
91	GND	GND			
92	PRA, I/O	PRA, I/O			
93	I/O	I/O			
94	I/O	I/O			
95	I/O	I/O			
96	I/O	I/O			
97	I/O	I/O			
98	I/O	I/O			
99	I/O	I/O			
100	TCK, I/O	TCK, I/O			

Actel



313-Pin PBGA		313-Pin PBGA		313-Pin PBGA		313-Pi	n PBGA
Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	Pin Number	A54SX32 Function
A1	GND	AC5	I/O	B10	I/O	E15	I/O
A3	NC	AC7	I/O	B12	I/O	E17	I/O
A5	I/O	AC9	I/O	B14	I/O	E19	I/O
A7	I/O	AC11	I/O	B16	I/O	E21	I/O
A9	I/O	AC13	V <sub>CCR</sub>	B18	I/O	E23	I/O
A11	I/O	AC15	I/O	B20	I/O	E25	I/O
A13	V <sub>CCR</sub>	AC17	I/O	B22	I/O	F2	I/O
A15	I/O	AC19	I/O	B24	I/O	F4	I/O
A17	I/O	AC21	I/O	C1	TDI, I/O	F6	NC
A19	I/O	AC23	I/O	C3	I/O	F8	I/O
A21	I/O	AC25	NC	C5	NC	F10	NC
A23	NC	AD2	GND	С7	I/O	F12	I/O
A25	GND	AD4	I/O	С9	I/O	F14	I/O
AA1	I/O	AD6	V <sub>CCI</sub>	C11	I/O	F16	NC
AA3	I/O	AD8	I/O	C13	V <sub>CCI</sub>	F18	I/O
AA5	NC	AD10	I/O	C15	I/O	F20	I/O
AA7	I/O	AD12	PRB, I/O	C17	I/O	F22	I/O
AA9	NC	AD14	I/O	C19	V <sub>CCI</sub>	F24	I/O
AA11	I/O	AD16	I/O	C21	I/O	G1	I/O
AA13	I/O	AD18	I/O	C23	I/O	G3	TMS
AA15	I/O	AD20	I/O	C25	NC	G5	I/O
AA17	I/O	AD22	NC	D2	I/O	G7	I/O
AA19	I/O	AD24	I/O	D4	NC	G9	V <sub>CCI</sub>
AA21	I/O	AE1	NC	D6	I/O	G11	I/O
AA23	NC	AE3	I/O	D8	I/O	G13	CLKB
AA25	I/O	AE5	I/O	D10	I/O	G15	I/O
AB2	NC	AE7	I/O	D12	I/O	G17	I/O
AB4	NC	AE9	I/O	D14	I/O	G19	I/O
AB6	I/O	AE11	I/O	D16	I/O	G21	I/O
AB8	I/O	AE13	V <sub>CCA</sub>	D18	I/O	G23	I/O
AB10	I/O	AE15	I/O	D20	I/O	G25	I/O
AB12	I/O	AE17	I/O	D22	I/O	H2	I/O
AB14	I/O	AE19	I/O	D24	NC	H4	I/O
AB16	I/O	AE21	I/O	E1	I/O	H6	I/O
AB18	V <sub>CCI</sub>	AE23	TDO, I/O	E3	NC	H8	I/O
AB20	NC	AE25	GND	E5	I/O	H10	I/O
AB22	I/O	B2	TCK, I/O	E7	I/O	H12	PRA, I/O
AB24	I/O	B4	I/O	E9	I/O	H14	I/O
AC1	I/O	B6	I/O	E11	I/O	H16	I/O
AC3	I/O	B8	I/O	E13	V <sub>CCA</sub>	H18	NC

144-Pin FBGA		144-Pin FBGA		144-Pi	144-Pin FBGA		144-Pin FBGA	
Pin Number	A54SX08 Function	Pin Number	A54SX08 Function	Pin Number	A54SX08 Function	Pin Number	A54SX08 Function	
A1	I/O	D1	I/O	G1	I/O	K1	I/O	
A2	I/O	D2	V <sub>CCI</sub>	G2	GND	K2	I/O	
A3	I/O	D3	TDI, I/O	G3	I/O	К3	I/O	
A4	I/O	D4	I/O	G4	I/O	К4	I/O	
A5	V <sub>CCA</sub>	D5	I/O	G5	GND	K5	I/O	
A6	GND	D6	I/O	G6	GND	К6	I/O	
A7	CLKA	D7	I/O	G7	GND	К7	GND	
A8	I/O	D8	I/O	G8	V <sub>CCI</sub>	K8	I/O	
A9	I/O	D9	I/O	G9	I/O	К9	I/O	
A10	I/O	D10	I/O	G10	I/O	K10	GND	
A11	I/O	D11	I/O	G11	I/O	K11	I/O	
A12	I/O	D12	I/O	G12	I/O	K12	I/O	
B1	I/O	E1	I/O	H1	I/O	L1	GND	
B2	GND	E2	I/O	H2	I/O	L2	I/O	
B3	I/O	E3	I/O	H3	I/O	L3	I/O	
B4	I/O	E4	I/O	H4	I/O	L4	I/O	
B5	I/O	E5	TMS	H5	V <sub>CCA</sub>	L5	I/O	
B6	I/O	E6	V <sub>CCI</sub>	H6	V <sub>CCA</sub>	L6	I/O	
B7	CLKB	E7	V <sub>CCI</sub>	H7	V <sub>CCI</sub>	L7	HCLK	
B8	I/O	E8	V <sub>CCI</sub>	H8	V <sub>CCI</sub>	L8	I/O	
B9	I/O	E9	V <sub>CCA</sub>	H9	V <sub>CCA</sub>	L9	I/O	
B10	I/O	E10	I/O	H10	I/O	L10	I/O	
B11	GND	E11	GND	H11	I/O	L11	I/O	
B12	I/O	E12	I/O	H12	V <sub>CCR</sub>	L12	I/O	
C1	I/O	F1	I/O	J1	I/O	M1	I/O	
C2	I/O	F2	I/O	J2	I/O	M2	I/O	
C3	TCK, I/O	F3	V <sub>CCR</sub>	J3	I/O	M3	I/O	
C4	I/O	F4	I/O	J4	I/O	M4	I/O	
C5	I/O	F5	GND	J5	I/O	M5	I/O	
C6	PRA, I/O	F6	GND	JG	PRB, I/O	M6	I/O	
C7	I/O	F7	GND	J7	I/O	M7	V <sub>CCA</sub>	
C8	I/O	F8	V <sub>CCI</sub>	J8	I/O	M8	I/O	
С9	I/O	F9	1/0	J9	I/O	M9	I/O	
C10	I/O	F10	GND	J10	I/O	M10	I/O	
C11	I/O	F11	I/O	J11	I/O	M11	TDO, I/O	
C12	I/O	F12	I/O	J12	V <sub>CCA</sub>	M12	I/O	

# **Datasheet Information**

# List of Changes

The following table lists critical changes that were made in the current version of the document.

<b>Previous Version</b>	Changes in Current Version (v3.2)	Page			
v3.1	The "Ordering Information" was updated to include RoHS information.				
(June 2003)	The Product Plan was removed since all products have been released.				
	Information concerning the TRST pin in the "Probe Circuit Control Pins" section was removed.	1-6			
	The "Dedicated Test Mode" section is new.	1-6			
	The "Programming" section is new.	1-7			
	A note was added to the "Power-Up Sequencing" table.	1-15			
	A note was added to the "Power-Down Sequencing" table. The 3.3 V comments were updated for the following devices: A54SX08, A54SX16, A54SX32.	1-15			
	U11 and U13 were added to the "313-Pin PBGA" table.	2-17			
v3.0.1	Storage temperature in Table 1-3 was updated.	1-7			
	Table 1-1 was updated.	1-5			

# **Datasheet Categories**

In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Datasheet Supplement." The definitions of these categories are as follows:

### **Product Brief**

The product brief is a summarized version of a datasheet (advanced or production) containing general product information. This brief gives an overview of specific device and family information.

### Advanced

This datasheet version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

# Unmarked (production)

This datasheet version contains information that is considered to be final.

### **Datasheet Supplement**

The datasheet supplement gives specific device information for a derivative family that differs from the general family datasheet. The supplement is to be used in conjunction with the datasheet to obtain more detailed information and for specifications that do not differ between the two families.

# International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR)

The products described in this datasheet are subject to the International Traffic in Arms Regulations (ITAR) or the Export Administration Regulations (EAR). They may require an approved export license prior to their export. An export can include a release or disclosure to a foreign national inside or outside the United States.