



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | 768   |
| Number of Logic Elements/Cells | -   |
| Total RAM Bits                 | -   |
| Number of I/O                  | 113   |
| Number of Gates                | 12000   |
| Voltage - Supply               | 3V ~ 3.6V, 4.75V ~ 5.25V  |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 70°C (TA)   |
| Package / Case                 | 144-LQFP  |
| Supplier Device Package        | 144-TQFP (20x20)  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microsemi/a54sx08-1tqg144">https://www.e-xfl.com/product-detail/microsemi/a54sx08-1tqg144</a> |

---

# SX Family FPGAs

---

## General Description

The Actel SX family of FPGAs features a sea-of-modules architecture that delivers device performance and integration levels not currently achieved by any other FPGA architecture. SX devices greatly simplify design time, enable dramatic reductions in design costs and power consumption, and further decrease time to market for performance-intensive applications.

The Actel SX architecture features two types of logic modules, the combinatorial cell (C-cell) and the register cell (R-cell), each optimized for fast and efficient mapping of synthesized logic functions. The routing and interconnect resources are in the metal layers above the logic modules, providing optimal use of silicon. This enables the entire floor of the device to be spanned with an uninterrupted grid of fine-grained, synthesis-friendly logic modules (or “sea-of-modules”), which reduces the distance signals have to travel between logic modules. To minimize signal propagation delay, SX devices employ both local and general routing resources. The high-speed local routing resources (DirectConnect and FastConnect) enable very fast local signal propagation that is optimal for fast counters, state machines, and datapath logic. The general system of segmented routing tracks allows any logic module in the array to be connected to any other logic or I/O module. Within this system, propagation delay is minimized by limiting the number of antifuse interconnect elements to five (90 percent of connections typically use only three antifuses). The unique local and general routing structure featured in SX devices gives fast and predictable performance, allows 100 percent pin-locking with full logic utilization, enables concurrent PCB development, reduces design time, and allows designers to achieve performance goals with minimum effort.

Further complementing SX’s flexible routing structure is a hardwired, constantly loaded clock network that has been tuned to provide fast clock propagation with minimal clock skew. Additionally, the high performance of the internal logic has eliminated the need to embed latches or flip-flops in the I/O cells to achieve fast clock-to-out or fast input setup times. SX devices have easy to use I/O cells that do not require HDL instantiation, facilitating design reuse and reducing design and verification time.

## SX Family Architecture

The SX family architecture was designed to satisfy next-generation performance and integration requirements for production-volume designs in a broad range of applications.

### Programmable Interconnect Element

The SX family provides efficient use of silicon by locating the routing interconnect resources between the Metal 2 (M2) and Metal 3 (M3) layers (Figure 1-1 on page 1-2). This completely eliminates the channels of routing and interconnect resources between logic modules (as implemented on SRAM FPGAs and previous generations of antifuse FPGAs), and enables the entire floor of the device to be spanned with an uninterrupted grid of logic modules.

Interconnection between these logic modules is achieved using The Actel patented metal-to-metal programmable antifuse interconnect elements, which are embedded between the M2 and M3 layers. The antifuses are normally open circuit and, when programmed, form a permanent low-impedance connection.

The extremely small size of these interconnect elements gives the SX family abundant routing resources and provides excellent protection against design pirating. Reverse engineering is virtually impossible because it is extremely difficult to distinguish between programmed and unprogrammed antifuses, and there is no configuration bitstream to intercept.

Additionally, the interconnect elements (i.e., the antifuses and metal tracks) have lower capacitance and lower resistance than any other device of similar capacity, leading to the fastest signal propagation in the industry.

### Logic Module Design

The SX family architecture is described as a “sea-of-modules” architecture because the entire floor of the device is covered with a grid of logic modules with virtually no chip area lost to interconnect elements or routing. The Actel SX family provides two types of logic modules, the register cell (R-cell) and the combinatorial cell (C-cell).

The R-cell contains a flip-flop featuring asynchronous clear, asynchronous preset, and clock enable (using the S0 and S1 lines) control signals (Figure 1-2). The R-cell registers feature programmable clock polarity selectable on a register-by-register basis. This provides additional

flexibility while allowing mapping of synthesized functions into the SX FPGA. The clock source for the R-cell can be chosen from either the hardwired clock or the routed clock.




Figure 1-1 • SX Family Interconnect Elements




Figure 1-2 • R-Cell

The C-cell implements a range of combinatorial functions up to 5-inputs (Figure 1-3 on page 1-3). Inclusion of the DB input and its associated inverter function dramatically increases the number of combinatorial functions that can be implemented in a single module from 800 options in previous architectures to more than 4,000 in the SX architecture. An example of the improved flexibility

enabled by the inversion capability is the ability to integrate a 3-input exclusive-OR function into a single C-cell. This facilitates construction of 9-bit parity-tree functions with 2 ns propagation delays. At the same time, the C-cell structure is extremely synthesis friendly, simplifying the overall design and reducing synthesis time.

## Routing Resources

Clusters and SuperClusters can be connected through the use of two innovative local routing resources called *FastConnect* and *DirectConnect*, which enable extremely fast and predictable interconnection of modules within clusters and SuperClusters (Figure 1-5 and Figure 1-6). This routing architecture also dramatically reduces the number of antifuses required to complete a circuit, ensuring the highest possible performance.




Figure 1-5 • DirectConnect and FastConnect for Type 1 SuperClusters




Figure 1-6 • DirectConnect and FastConnect for Type 2 SuperClusters




Figure 1-8 • Probe Setup

## Programming

Device programming is supported through Silicon Sculptor series of programmers. In particular, Silicon Sculptor II are compact, robust, single-site and multi-site device programmer for the PC.

With standalone software, Silicon Sculptor II allows concurrent programming of multiple units from the same PC, ensuring the fastest programming times possible. Each fuse is subsequently verified by Silicon Sculptor II to insure correct programming. In addition, integrity tests ensure that no extra fuses are programmed. Silicon Sculptor II also provides extensive hardware self-testing capability.

The procedure for programming an SX device using Silicon Sculptor II are as follows:

1. Load the .AFM file
2. Select the device to be programmed
3. Begin programming

When the design is ready to go to production, Actel offers device volume-programming services either through distribution partners or via in-house programming from the factory.

For more details on programming SX devices, refer to the *Programming Antifuse Devices* application note and the *Silicon Sculptor II User's Guide*.

## 3.3 V / 5 V Operating Conditions

Table 1-3 • Absolute Maximum Ratings<sup>1</sup>

| Symbol      | Parameter                                     | Limits        | Units |
|-------------|---|---------------|-------|
| $V_{CCR}^2$ | DC Supply Voltage <sup>3</sup>                | -0.3 to + 6.0 | V     |
| $V_{CCA}^2$ | DC Supply Voltage                             | -0.3 to + 4.0 | V     |
| $V_{CCI}^2$ | DC Supply Voltage (A54SX08, A54SX16, A54SX32) | -0.3 to + 4.0 | V     |
| $V_{CCI}^2$ | DC Supply Voltage (A54SX16P)                  | -0.3 to + 6.0 | V     |
| $V_I$       | Input Voltage                                 | -0.5 to + 5.5 | V     |
| $V_O$       | Output Voltage                                | -0.5 to + 3.6 | V     |
| $I_{IO}$    | I/O Source Sink Current <sup>3</sup>          | -30 to + 5.0  | mA    |
| $T_{STG}$   | Storage Temperature                           | -65 to +150   | °C    |

### Notes:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the Recommended Operating Conditions.
2.  $V_{CCR}$  in the A54SX16P must be greater than or equal to  $V_{CCI}$  during power-up and power-down sequences and during normal operation.
3. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than  $V_{CC} + 0.5$  V or less than  $GND - 0.5$  V, the internal protection diodes will forward-bias and can draw excessive current.

## A54SX16P DC Specifications (3.3 V PCI Operation)

Table 1-8 • A54SX16P DC Specifications (3.3 V PCI Operation)

| Symbol      | Parameter                                    | Condition              | Min.        | Max.           | Units   |
|-------------|--|------------------------|-------------|----------------|---------|
| $V_{CCA}$   | Supply Voltage for Array                     |                        | 3.0         | 3.6            | V       |
| $V_{CCR}$   | Supply Voltage required for Internal Biasing |                        | 3.0         | 3.6            | V       |
| $V_{CCI}$   | Supply Voltage for I/Os                      |                        | 3.0         | 3.6            | V       |
| $V_{IH}$    | Input High Voltage                           |                        | $0.5V_{CC}$ | $V_{CC} + 0.5$ | V       |
| $V_{IL}$    | Input Low Voltage                            |                        | -0.5        | $0.3V_{CC}$    | V       |
| $I_{IPU}$   | Input Pull-up Voltage <sup>1</sup>           |                        | $0.7V_{CC}$ |                | V       |
| $I_{IL}$    | Input Leakage Current <sup>2</sup>           | $0 < V_{IN} < V_{CC}$  |             | $\pm 10$       | $\mu A$ |
| $V_{OH}$    | Output High Voltage                          | $I_{OUT} = -500 \mu A$ | $0.9V_{CC}$ |                | V       |
| $V_{OL}$    | Output Low Voltage                           | $I_{OUT} = 1500 \mu A$ |             | $0.1V_{CC}$    | V       |
| $C_{IN}$    | Input Pin Capacitance <sup>3</sup>           |                        |             | 10             | pF      |
| $C_{CLK}$   | CLK Pin Capacitance                          |                        | 5           | 12             | pF      |
| $C_{IDSEL}$ | IDSEL Pin Capacitance <sup>4</sup>           |                        |             | 8              | pF      |

### Notes:

1. This specification should be guaranteed by design. It is the minimum voltage to which pull-up resistors are calculated to pull a floated network. Applications sensitive to static power utilization should assure that the input buffer is conducting minimum current at this input voltage.
2. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.
3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).
4. Lower capacitance on this input-only pin allows for non-resistive coupling to AD[xx].

**Table 1-15 • Package Thermal Characteristics**

| Package Type  | Pin Count | $\theta_{jc}$ | $\theta_{ja}$<br>Still Air | $\theta_{ja}$<br>300 ft/min. | Units |
|---|-----------|---------------|----------------------------|------------------------------|-------|
| Plastic Leaded Chip Carrier (PLCC)                  | 84        | 12            | 32                         | 22                           | °C/W  |
| Thin Quad Flat Pack (TQFP)                          | 144       | 11            | 32                         | 24                           | °C/W  |
| Thin Quad Flat Pack (TQFP)                          | 176       | 11            | 28                         | 21                           | °C/W  |
| Very Thin Quad Flatpack (VQFP)                      | 100       | 10            | 38                         | 32                           | °C/W  |
| Plastic Quad Flat Pack (PQFP) without Heat Spreader | 208       | 8             | 30                         | 23                           | °C/W  |
| Plastic Quad Flat Pack (PQFP) with Heat Spreader    | 208       | 3.8           | 20                         | 17                           | °C/W  |
| Plastic Ball Grid Array (PBGA)                      | 272       | 3             | 20                         | 14.5                         | °C/W  |
| Plastic Ball Grid Array (PBGA)                      | 313       | 3             | 23                         | 17                           | °C/W  |
| Plastic Ball Grid Array (PBGA)                      | 329       | 3             | 18                         | 13.5                         | °C/W  |
| Fine Pitch Ball Grid Array (FBGA)                   | 144       | 3.8           | 38.8                       | 26.7                         | °C/W  |

**Note:** SX08 does not have a heat spreader.

**Table 1-16 • Temperature and Voltage Derating Factors\***

| $V_{CCA}$  | Junction Temperature |      |      |      |      |      |      |
|------------|----------------------|------|------|------|------|------|------|
|            | -55                  | -40  | 0    | 25   | 70   | 85   | 125  |
| <b>3.0</b> | 0.75                 | 0.78 | 0.87 | 0.89 | 1.00 | 1.04 | 1.16 |
| <b>3.3</b> | 0.70                 | 0.73 | 0.82 | 0.83 | 0.93 | 0.97 | 1.08 |
| <b>3.6</b> | 0.66                 | 0.69 | 0.77 | 0.78 | 0.87 | 0.92 | 1.02 |

**Note:** \*Normalized to worst-case commercial,  $T_J = 70^\circ\text{C}$ ,  $V_{CCA} = 3.0\text{ V}$




Figure 1-13 • Output Buffer Delays




Figure 1-14 • AC Test Loads




Figure 1-15 • Input Buffer Delays




Figure 1-16 • C-Cell Delays



Table 1-19 • A54SX16P Timing Characteristics (Continued)

(Worst-Case Commercial Conditions,  $V_{CCR} = 4.75\text{ V}$ ,  $V_{CCA}, V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| Parameter                             | Description             | '-3' Speed |      | '-2' Speed |      | '-1' Speed |      | 'Std' Speed |      | Units |
|---------------------------------------|-------------------------|------------|------|------------|------|------------|------|-------------|------|-------|
|                                       |                         | Min.       | Max. | Min.       | Max. | Min.       | Max. | Min.        | Max. |       |
| TTL/PCI Output Module Timing          |                         |            |      |            |      |            |      |             |      |       |
| t <sub>DLH</sub>                      | Data-to-Pad LOW to HIGH | 1.5        |      | 1.7        |      | 2.0        |      | 2.3         |      | ns    |
| t <sub>DHL</sub>                      | Data-to-Pad HIGH to LOW | 1.9        |      | 2.2        |      | 2.4        |      | 2.9         |      | ns    |
| t <sub>ENZL</sub>                     | Enable-to-Pad, Z to L   | 2.3        |      | 2.6        |      | 3.0        |      | 3.5         |      | ns    |
| t <sub>ENZH</sub>                     | Enable-to-Pad, Z to H   | 1.5        |      | 1.7        |      | 1.9        |      | 2.3         |      | ns    |
| t <sub>ENLZ</sub>                     | Enable-to-Pad, L to Z   | 2.7        |      | 3.1        |      | 3.5        |      | 4.1         |      | ns    |
| t <sub>ENHZ</sub>                     | Enable-to-Pad, H to Z   | 2.9        |      | 3.3        |      | 3.7        |      | 4.4         |      | ns    |
| PCI Output Module Timing <sup>3</sup> |                         |            |      |            |      |            |      |             |      |       |
| t <sub>DLH</sub>                      | Data-to-Pad LOW to HIGH | 1.8        |      | 2.0        |      | 2.3        |      | 2.7         |      | ns    |
| t <sub>DHL</sub>                      | Data-to-Pad HIGH to LOW | 1.7        |      | 2.0        |      | 2.2        |      | 2.6         |      | ns    |
| t <sub>ENZL</sub>                     | Enable-to-Pad, Z to L   | 0.8        |      | 1.0        |      | 1.1        |      | 1.3         |      | ns    |
| t <sub>ENZH</sub>                     | Enable-to-Pad, Z to H   | 1.2        |      | 1.2        |      | 1.5        |      | 1.8         |      | ns    |
| t <sub>ENLZ</sub>                     | Enable-to-Pad, L to Z   | 1.0        |      | 1.1        |      | 1.3        |      | 1.5         |      | ns    |
| t <sub>ENHZ</sub>                     | Enable-to-Pad, H to Z   | 1.1        |      | 1.3        |      | 1.5        |      | 1.7         |      | ns    |
| TTL Output Module Timing              |                         |            |      |            |      |            |      |             |      |       |
| t <sub>DLH</sub>                      | Data-to-Pad LOW to HIGH | 2.1        |      | 2.5        |      | 2.8        |      | 3.3         |      | ns    |
| t <sub>DHL</sub>                      | Data-to-Pad HIGH to LOW | 2.0        |      | 2.3        |      | 2.6        |      | 3.1         |      | ns    |
| t <sub>ENZL</sub>                     | Enable-to-Pad, Z to L   | 2.5        |      | 2.9        |      | 3.2        |      | 3.8         |      | ns    |
| t <sub>ENZH</sub>                     | Enable-to-Pad, Z to H   | 3.0        |      | 3.5        |      | 3.9        |      | 4.6         |      | ns    |
| t <sub>ENLZ</sub>                     | Enable-to-Pad, L to Z   | 2.3        |      | 2.7        |      | 3.1        |      | 3.6         |      | ns    |
| t <sub>ENHZ</sub>                     | Enable-to-Pad, H to Z   | 2.9        |      | 3.3        |      | 3.7        |      | 4.4         |      | ns    |

**Note:**

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
3. Delays based on 10 pF loading.

## A54SX32 Timing Characteristics

Table 1-20 • A54SX32 Timing Characteristics  
(Worst-Case Commercial Conditions,  $V_{CCR} = 4.75\text{ V}$ ,  $V_{CCA}, V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| Parameter                                   | Description                          | '-3' Speed |      | '-2' Speed |      | '-1' Speed |      | 'Std' Speed |      | Units |
|---|--------------------------------------|------------|------|------------|------|------------|------|-------------|------|-------|
|   |                                      | Min.       | Max. | Min.       | Max. | Min.       | Max. | Min.        | Max. |       |
| C-Cell Propagation Delays <sup>1</sup>      |                                      |            |      |            |      |            |      |             |      |       |
| t <sub>PD</sub>                             | Internal Array Module                | 0.6        |      | 0.7        |      | 0.8        |      | 0.9         |      | ns    |
| Predicted Routing Delays <sup>2</sup>       |                                      |            |      |            |      |            |      |             |      |       |
| t <sub>DC</sub>                             | FO = 1 Routing Delay, Direct Connect | 0.1        |      | 0.1        |      | 0.1        |      | 0.1         |      | ns    |
| t <sub>FC</sub>                             | FO = 1 Routing Delay, Fast Connect   | 0.3        |      | 0.4        |      | 0.4        |      | 0.5         |      | ns    |
| t <sub>RD1</sub>                            | FO = 1 Routing Delay                 | 0.3        |      | 0.4        |      | 0.4        |      | 0.5         |      | ns    |
| t <sub>RD2</sub>                            | FO = 2 Routing Delay                 | 0.7        |      | 0.8        |      | 0.9        |      | 1.0         |      | ns    |
| t <sub>RD3</sub>                            | FO = 3 Routing Delay                 | 1.0        |      | 1.2        |      | 1.4        |      | 1.6         |      | ns    |
| t <sub>RD4</sub>                            | FO = 4 Routing Delay                 | 1.4        |      | 1.6        |      | 1.8        |      | 2.1         |      | ns    |
| t <sub>RD8</sub>                            | FO = 8 Routing Delay                 | 2.7        |      | 3.1        |      | 3.5        |      | 4.1         |      | ns    |
| t <sub>RD12</sub>                           | FO = 12 Routing Delay                | 4.0        |      | 4.7        |      | 5.3        |      | 6.2         |      | ns    |
| R-Cell Timing                               |                                      |            |      |            |      |            |      |             |      |       |
| t <sub>RCO</sub>                            | Sequential Clock-to-Q                | 0.8        |      | 1.1        |      | 1.3        |      | 1.4         |      | ns    |
| t <sub>CLR</sub>                            | Asynchronous Clear-to-Q              | 0.5        |      | 0.6        |      | 0.7        |      | 0.8         |      | ns    |
| t <sub>PRESET</sub>                         | Asynchronous Preset-to-Q             | 0.7        |      | 0.8        |      | 0.9        |      | 1.0         |      | ns    |
| t <sub>SUD</sub>                            | Flip-Flop Data Input Set-Up          | 0.5        |      | 0.6        |      | 0.7        |      | 0.8         |      | ns    |
| t <sub>HD</sub>                             | Flip-Flop Data Input Hold            | 0.0        |      | 0.0        |      | 0.0        |      | 0.0         |      | ns    |
| t <sub>WASYN</sub>                          | Asynchronous Pulse Width             | 1.4        |      | 1.6        |      | 1.8        |      | 2.1         |      | ns    |
| Input Module Propagation Delays             |                                      |            |      |            |      |            |      |             |      |       |
| t <sub>INYH</sub>                           | Input Data Pad-to-Y HIGH             | 1.5        |      | 1.7        |      | 1.9        |      | 2.2         |      | ns    |
| t <sub>INYL</sub>                           | Input Data Pad-to-Y LOW              | 1.5        |      | 1.7        |      | 1.9        |      | 2.2         |      | ns    |
| Predicted Input Routing Delays <sup>2</sup> |                                      |            |      |            |      |            |      |             |      |       |
| t <sub>IRD1</sub>                           | FO = 1 Routing Delay                 | 0.3        |      | 0.4        |      | 0.4        |      | 0.5         |      | ns    |
| t <sub>IRD2</sub>                           | FO = 2 Routing Delay                 | 0.7        |      | 0.8        |      | 0.9        |      | 1.0         |      | ns    |
| t <sub>IRD3</sub>                           | FO = 3 Routing Delay                 | 1.0        |      | 1.2        |      | 1.4        |      | 1.6         |      | ns    |
| t <sub>IRD4</sub>                           | FO = 4 Routing Delay                 | 1.4        |      | 1.6        |      | 1.8        |      | 2.1         |      | ns    |
| t <sub>IRD8</sub>                           | FO = 8 Routing Delay                 | 2.7        |      | 3.1        |      | 3.5        |      | 4.1         |      | ns    |
| t <sub>IRD12</sub>                          | FO = 12 Routing Delay                | 4.0        |      | 4.7        |      | 5.3        |      | 6.2         |      | ns    |

### Note:

- For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- Delays based on 35 pF loading, except  $t_{ENZL}$  and  $t_{ENZH}$ . For  $t_{ENZL}$  and  $t_{ENZH}$  the loading is 5 pF.

## Pin Description

### CLKA/B Clock A and B

These pins are 3.3 V / 5.0 V PCI/TTL clock inputs for clock distribution networks. The clock input is buffered prior to clocking the R-cells. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating. (For A54SX72A, these clocks can be configured as bidirectional.)

### GND Ground

LOW supply voltage.

### HCLK Dedicated (hardwired) Array Clock

This pin is the 3.3 V / 5.0 V PCI/TTL clock input for sequential modules. This input is directly wired to each R-cell and offers clock speeds independent of the number of R-cells being driven. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating.

### I/O Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Based on certain configurations, input and output levels are compatible with standard TTL, LVTTTL, 3.3 V PCI or 5.0 V PCI specifications. Unused I/O pins are automatically tristated by the Designer Series software.

### NC No Connection

This pin is not connected to circuitry within the device.

### PRA, I/O Probe A

The Probe A pin is used to output data from any user-defined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe B pin to allow real-time diagnostic output of any signal path within the device. The Probe A pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

### PRB, I/O Probe B

The Probe B pin is used to output data from any node within the device. This diagnostic pin can be used in conjunction with the Probe A pin to allow real-time diagnostic output of any signal path within the device. The Probe B pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

### TCK Test Clock

Test clock input for diagnostic probe and device programming. In flexible mode, TCK becomes active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

### TDI Test Data Input

Serial input for boundary scan testing and diagnostic probe. In flexible mode, TDI is active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

### TDO Test Data Output

Serial output for boundary scan testing. In flexible mode, TDO is active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

### TMS Test Mode Select

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO). In flexible mode when the TMS pin is set LOW, the TCK, TDI, and TDO pins are boundary scan pins (refer to Table 1-2 on page 1-6). Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the "logic reset" state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The "logic reset" state is reached 5 TCK cycles after the TMS pin is set HIGH. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications.

### V<sub>CCI</sub> Supply Voltage

Supply voltage for I/Os. See Table 1-1 on page 1-5.

### V<sub>CCA</sub> Supply Voltage

Supply voltage for Array. See Table 1-1 on page 1-5.

### V<sub>CCR</sub> Supply Voltage

Supply voltage for input tolerance (required for internal biasing). See Table 1-1 on page 1-5.

# Package Pin Assignments

## 84-Pin PLCC




Figure 2-1 • 84-Pin PLCC (Top View)

### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

| 84-Pin PLCC |                  |
|-------------|------------------|
| Pin Number  | A54SX08 Function |
| 1           | V <sub>CCR</sub> |
| 2           | GND              |
| 3           | V <sub>CCA</sub> |
| 4           | PRA, I/O         |
| 5           | I/O              |
| 6           | I/O              |
| 7           | V <sub>CCI</sub> |
| 8           | I/O              |
| 9           | I/O              |
| 10          | I/O              |
| 11          | TCK, I/O         |
| 12          | TDI, I/O         |
| 13          | I/O              |
| 14          | I/O              |
| 15          | I/O              |
| 16          | TMS              |
| 17          | I/O              |
| 18          | I/O              |
| 19          | I/O              |
| 20          | I/O              |
| 21          | I/O              |
| 22          | I/O              |
| 23          | I/O              |
| 24          | I/O              |
| 25          | I/O              |
| 26          | I/O              |
| 27          | GND              |
| 28          | V <sub>CCI</sub> |
| 29          | I/O              |
| 30          | I/O              |
| 31          | I/O              |
| 32          | I/O              |
| 33          | I/O              |
| 34          | I/O              |
| 35          | I/O              |

| 84-Pin PLCC |                  |
|-------------|------------------|
| Pin Number  | A54SX08 Function |
| 36          | I/O              |
| 37          | I/O              |
| 38          | I/O              |
| 39          | I/O              |
| 40          | PRB, I/O         |
| 41          | V <sub>CCA</sub> |
| 42          | GND              |
| 43          | V <sub>CCR</sub> |
| 44          | I/O              |
| 45          | HCLK             |
| 46          | I/O              |
| 47          | I/O              |
| 48          | I/O              |
| 49          | I/O              |
| 50          | I/O              |
| 51          | I/O              |
| 52          | TDO, I/O         |
| 53          | I/O              |
| 54          | I/O              |
| 55          | I/O              |
| 56          | I/O              |
| 57          | I/O              |
| 58          | I/O              |
| 59          | V <sub>CCA</sub> |
| 60          | V <sub>CCI</sub> |
| 61          | GND              |
| 62          | I/O              |
| 63          | I/O              |
| 64          | I/O              |
| 65          | I/O              |
| 66          | I/O              |
| 67          | I/O              |
| 68          | V <sub>CCA</sub> |
| 69          | GND              |
| 70          | I/O              |

| 84-Pin PLCC |                  |
|-------------|------------------|
| Pin Number  | A54SX08 Function |
| 71          | I/O              |
| 72          | I/O              |
| 73          | I/O              |
| 74          | I/O              |
| 75          | I/O              |
| 76          | I/O              |
| 77          | I/O              |
| 78          | I/O              |
| 79          | I/O              |
| 80          | I/O              |
| 81          | I/O              |
| 82          | I/O              |
| 83          | CLKA             |
| 84          | CLKB             |

| 208-Pin PQFP |                     |                                  |                     |
|--------------|---------------------|----------------------------------|---------------------|
| Pin Number   | A54SX08<br>Function | A54SX16,<br>A54SX16P<br>Function | A54SX32<br>Function |
| 1            | GND                 | GND                              | GND                 |
| 2            | TDI, I/O            | TDI, I/O                         | TDI, I/O            |
| 3            | I/O                 | I/O                              | I/O                 |
| 4            | NC                  | I/O                              | I/O                 |
| 5            | I/O                 | I/O                              | I/O                 |
| 6            | NC                  | I/O                              | I/O                 |
| 7            | I/O                 | I/O                              | I/O                 |
| 8            | I/O                 | I/O                              | I/O                 |
| 9            | I/O                 | I/O                              | I/O                 |
| 10           | I/O                 | I/O                              | I/O                 |
| 11           | TMS                 | TMS                              | TMS                 |
| 12           | V <sub>CCI</sub>    | V <sub>CCI</sub>                 | V <sub>CCI</sub>    |
| 13           | I/O                 | I/O                              | I/O                 |
| 14           | NC                  | I/O                              | I/O                 |
| 15           | I/O                 | I/O                              | I/O                 |
| 16           | I/O                 | I/O                              | I/O                 |
| 17           | NC                  | I/O                              | I/O                 |
| 18           | I/O                 | I/O                              | I/O                 |
| 19           | I/O                 | I/O                              | I/O                 |
| 20           | NC                  | I/O                              | I/O                 |
| 21           | I/O                 | I/O                              | I/O                 |
| 22           | I/O                 | I/O                              | I/O                 |
| 23           | NC                  | I/O                              | I/O                 |
| 24           | I/O                 | I/O                              | I/O                 |
| 25           | V <sub>CCR</sub>    | V <sub>CCR</sub>                 | V <sub>CCR</sub>    |
| 26           | GND                 | GND                              | GND                 |
| 27           | V <sub>CCA</sub>    | V <sub>CCA</sub>                 | V <sub>CCA</sub>    |
| 28           | GND                 | GND                              | GND                 |
| 29           | I/O                 | I/O                              | I/O                 |
| 30           | I/O                 | I/O                              | I/O                 |
| 31           | NC                  | I/O                              | I/O                 |
| 32           | I/O                 | I/O                              | I/O                 |
| 33           | I/O                 | I/O                              | I/O                 |
| 34           | I/O                 | I/O                              | I/O                 |
| 35           | NC                  | I/O                              | I/O                 |
| 36           | I/O                 | I/O                              | I/O                 |

| 208-Pin PQFP |                     |                                  |                     |
|--------------|---------------------|----------------------------------|---------------------|
| Pin Number   | A54SX08<br>Function | A54SX16,<br>A54SX16P<br>Function | A54SX32<br>Function |
| 37           | I/O                 | I/O                              | I/O                 |
| 38           | I/O                 | I/O                              | I/O                 |
| 39           | NC                  | I/O                              | I/O                 |
| 40           | V <sub>CCI</sub>    | V <sub>CCI</sub>                 | V <sub>CCI</sub>    |
| 41           | V <sub>CCA</sub>    | V <sub>CCA</sub>                 | V <sub>CCA</sub>    |
| 42           | I/O                 | I/O                              | I/O                 |
| 43           | I/O                 | I/O                              | I/O                 |
| 44           | I/O                 | I/O                              | I/O                 |
| 45           | I/O                 | I/O                              | I/O                 |
| 46           | I/O                 | I/O                              | I/O                 |
| 47           | I/O                 | I/O                              | I/O                 |
| 48           | NC                  | I/O                              | I/O                 |
| 49           | I/O                 | I/O                              | I/O                 |
| 50           | NC                  | I/O                              | I/O                 |
| 51           | I/O                 | I/O                              | I/O                 |
| 52           | GND                 | GND                              | GND                 |
| 53           | I/O                 | I/O                              | I/O                 |
| 54           | I/O                 | I/O                              | I/O                 |
| 55           | I/O                 | I/O                              | I/O                 |
| 56           | I/O                 | I/O                              | I/O                 |
| 57           | I/O                 | I/O                              | I/O                 |
| 58           | I/O                 | I/O                              | I/O                 |
| 59           | I/O                 | I/O                              | I/O                 |
| 60           | V <sub>CCI</sub>    | V <sub>CCI</sub>                 | V <sub>CCI</sub>    |
| 61           | NC                  | I/O                              | I/O                 |
| 62           | I/O                 | I/O                              | I/O                 |
| 63           | I/O                 | I/O                              | I/O                 |
| 64           | NC                  | I/O                              | I/O                 |
| 65*          | I/O                 | I/O                              | NC*                 |
| 66           | I/O                 | I/O                              | I/O                 |
| 67           | NC                  | I/O                              | I/O                 |
| 68           | I/O                 | I/O                              | I/O                 |
| 69           | I/O                 | I/O                              | I/O                 |
| 70           | NC                  | I/O                              | I/O                 |
| 71           | I/O                 | I/O                              | I/O                 |
| 72           | I/O                 | I/O                              | I/O                 |

**Note:** \* Note that Pin 65 in the A54SX32—PQ208 is a no connect (NC).

| 208-Pin PQFP |                  |                            |                  |
|--------------|------------------|----------------------------|------------------|
| Pin Number   | A545X08 Function | A545X16, A545X16P Function | A545X32 Function |
| 73           | NC               | I/O                        | I/O              |
| 74           | I/O              | I/O                        | I/O              |
| 75           | NC               | I/O                        | I/O              |
| 76           | PRB, I/O         | PRB, I/O                   | PRB, I/O         |
| 77           | GND              | GND                        | GND              |
| 78           | V <sub>CCA</sub> | V <sub>CCA</sub>           | V <sub>CCA</sub> |
| 79           | GND              | GND                        | GND              |
| 80           | V <sub>CCR</sub> | V <sub>CCR</sub>           | V <sub>CCR</sub> |
| 81           | I/O              | I/O                        | I/O              |
| 82           | HCLK             | HCLK                       | HCLK             |
| 83           | I/O              | I/O                        | I/O              |
| 84           | I/O              | I/O                        | I/O              |
| 85           | NC               | I/O                        | I/O              |
| 86           | I/O              | I/O                        | I/O              |
| 87           | I/O              | I/O                        | I/O              |
| 88           | NC               | I/O                        | I/O              |
| 89           | I/O              | I/O                        | I/O              |
| 90           | I/O              | I/O                        | I/O              |
| 91           | NC               | I/O                        | I/O              |
| 92           | I/O              | I/O                        | I/O              |
| 93           | I/O              | I/O                        | I/O              |
| 94           | NC               | I/O                        | I/O              |
| 95           | I/O              | I/O                        | I/O              |
| 96           | I/O              | I/O                        | I/O              |
| 97           | NC               | I/O                        | I/O              |
| 98           | V <sub>CCI</sub> | V <sub>CCI</sub>           | V <sub>CCI</sub> |
| 99           | I/O              | I/O                        | I/O              |
| 100          | I/O              | I/O                        | I/O              |
| 101          | I/O              | I/O                        | I/O              |
| 102          | I/O              | I/O                        | I/O              |
| 103          | TDO, I/O         | TDO, I/O                   | TDO, I/O         |
| 104          | I/O              | I/O                        | I/O              |
| 105          | GND              | GND                        | GND              |
| 106          | NC               | I/O                        | I/O              |
| 107          | I/O              | I/O                        | I/O              |
| 108          | NC               | I/O                        | I/O              |

| 208-Pin PQFP |                  |                            |                  |
|--------------|------------------|----------------------------|------------------|
| Pin Number   | A545X08 Function | A545X16, A545X16P Function | A545X32 Function |
| 109          | I/O              | I/O                        | I/O              |
| 110          | I/O              | I/O                        | I/O              |
| 111          | I/O              | I/O                        | I/O              |
| 112          | I/O              | I/O                        | I/O              |
| 113          | I/O              | I/O                        | I/O              |
| 114          | V <sub>CCA</sub> | V <sub>CCA</sub>           | V <sub>CCA</sub> |
| 115          | V <sub>CCI</sub> | V <sub>CCI</sub>           | V <sub>CCI</sub> |
| 116          | NC               | I/O                        | I/O              |
| 117          | I/O              | I/O                        | I/O              |
| 118          | I/O              | I/O                        | I/O              |
| 119          | NC               | I/O                        | I/O              |
| 120          | I/O              | I/O                        | I/O              |
| 121          | I/O              | I/O                        | I/O              |
| 122          | NC               | I/O                        | I/O              |
| 123          | I/O              | I/O                        | I/O              |
| 124          | I/O              | I/O                        | I/O              |
| 125          | NC               | I/O                        | I/O              |
| 126          | I/O              | I/O                        | I/O              |
| 127          | I/O              | I/O                        | I/O              |
| 128          | I/O              | I/O                        | I/O              |
| 129          | GND              | GND                        | GND              |
| 130          | V <sub>CCA</sub> | V <sub>CCA</sub>           | V <sub>CCA</sub> |
| 131          | GND              | GND                        | GND              |
| 132          | V <sub>CCR</sub> | V <sub>CCR</sub>           | V <sub>CCR</sub> |
| 133          | I/O              | I/O                        | I/O              |
| 134          | I/O              | I/O                        | I/O              |
| 135          | NC               | I/O                        | I/O              |
| 136          | I/O              | I/O                        | I/O              |
| 137          | I/O              | I/O                        | I/O              |
| 138          | NC               | I/O                        | I/O              |
| 139          | I/O              | I/O                        | I/O              |
| 140          | I/O              | I/O                        | I/O              |
| 141          | NC               | I/O                        | I/O              |
| 142          | I/O              | I/O                        | I/O              |
| 143          | NC               | I/O                        | I/O              |
| 144          | I/O              | I/O                        | I/O              |

**Note:** \* Note that Pin 65 in the A545X32—PQ208 is a no connect (NC).

| 144-Pin TQFP |                  |                   |                  |
|--------------|------------------|-------------------|------------------|
| Pin Number   | A54SX08 Function | A54SX16P Function | A54SX32 Function |
| 73           | GND              | GND               | GND              |
| 74           | I/O              | I/O               | I/O              |
| 75           | I/O              | I/O               | I/O              |
| 76           | I/O              | I/O               | I/O              |
| 77           | I/O              | I/O               | I/O              |
| 78           | I/O              | I/O               | I/O              |
| 79           | V <sub>CCA</sub> | V <sub>CCA</sub>  | V <sub>CCA</sub> |
| 80           | V <sub>CCI</sub> | V <sub>CCI</sub>  | V <sub>CCI</sub> |
| 81           | GND              | GND               | GND              |
| 82           | I/O              | I/O               | I/O              |
| 83           | I/O              | I/O               | I/O              |
| 84           | I/O              | I/O               | I/O              |
| 85           | I/O              | I/O               | I/O              |
| 86           | I/O              | I/O               | I/O              |
| 87           | I/O              | I/O               | I/O              |
| 88           | I/O              | I/O               | I/O              |
| 89           | V <sub>CCA</sub> | V <sub>CCA</sub>  | V <sub>CCA</sub> |
| 90           | V <sub>CCR</sub> | V <sub>CCR</sub>  | V <sub>CCR</sub> |
| 91           | I/O              | I/O               | I/O              |
| 92           | I/O              | I/O               | I/O              |
| 93           | I/O              | I/O               | I/O              |
| 94           | I/O              | I/O               | I/O              |
| 95           | I/O              | I/O               | I/O              |
| 96           | I/O              | I/O               | I/O              |
| 97           | I/O              | I/O               | I/O              |
| 98           | V <sub>CCA</sub> | V <sub>CCA</sub>  | V <sub>CCA</sub> |
| 99           | GND              | GND               | GND              |
| 100          | I/O              | I/O               | I/O              |
| 101          | GND              | GND               | GND              |
| 102          | V <sub>CCI</sub> | V <sub>CCI</sub>  | V <sub>CCI</sub> |
| 103          | I/O              | I/O               | I/O              |
| 104          | I/O              | I/O               | I/O              |
| 105          | I/O              | I/O               | I/O              |
| 106          | I/O              | I/O               | I/O              |
| 107          | I/O              | I/O               | I/O              |
| 108          | I/O              | I/O               | I/O              |

| 144-Pin TQFP |                  |                   |                  |
|--------------|------------------|-------------------|------------------|
| Pin Number   | A54SX08 Function | A54SX16P Function | A54SX32 Function |
| 109          | GND              | GND               | GND              |
| 110          | I/O              | I/O               | I/O              |
| 111          | I/O              | I/O               | I/O              |
| 112          | I/O              | I/O               | I/O              |
| 113          | I/O              | I/O               | I/O              |
| 114          | I/O              | I/O               | I/O              |
| 115          | V <sub>CCI</sub> | V <sub>CCI</sub>  | V <sub>CCI</sub> |
| 116          | I/O              | I/O               | I/O              |
| 117          | I/O              | I/O               | I/O              |
| 118          | I/O              | I/O               | I/O              |
| 119          | I/O              | I/O               | I/O              |
| 120          | I/O              | I/O               | I/O              |
| 121          | I/O              | I/O               | I/O              |
| 122          | I/O              | I/O               | I/O              |
| 123          | I/O              | I/O               | I/O              |
| 124          | I/O              | I/O               | I/O              |
| 125          | CLKA             | CLKA              | CLKA             |
| 126          | CLKB             | CLKB              | CLKB             |
| 127          | V <sub>CCR</sub> | V <sub>CCR</sub>  | V <sub>CCR</sub> |
| 128          | GND              | GND               | GND              |
| 129          | V <sub>CCA</sub> | V <sub>CCA</sub>  | V <sub>CCA</sub> |
| 130          | I/O              | I/O               | I/O              |
| 131          | PRA, I/O         | PRA, I/O          | PRA, I/O         |
| 132          | I/O              | I/O               | I/O              |
| 133          | I/O              | I/O               | I/O              |
| 134          | I/O              | I/O               | I/O              |
| 135          | I/O              | I/O               | I/O              |
| 136          | I/O              | I/O               | I/O              |
| 137          | I/O              | I/O               | I/O              |
| 138          | I/O              | I/O               | I/O              |
| 139          | I/O              | I/O               | I/O              |
| 140          | V <sub>CCI</sub> | V <sub>CCI</sub>  | V <sub>CCI</sub> |
| 141          | I/O              | I/O               | I/O              |
| 142          | I/O              | I/O               | I/O              |
| 143          | I/O              | I/O               | I/O              |
| 144          | TCK, I/O         | TCK, I/O          | TCK, I/O         |



| 176-Pin TQFP |                  |                            |                  |
|--------------|------------------|----------------------------|------------------|
| Pin Number   | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function |
| 137          | I/O              | I/O                        | I/O              |
| 138          | I/O              | I/O                        | I/O              |
| 139          | I/O              | I/O                        | I/O              |
| 140          | V <sub>CCI</sub> | V <sub>CCI</sub>           | V <sub>CCI</sub> |
| 141          | I/O              | I/O                        | I/O              |
| 142          | I/O              | I/O                        | I/O              |
| 143          | I/O              | I/O                        | I/O              |
| 144          | I/O              | I/O                        | I/O              |
| 145          | I/O              | I/O                        | I/O              |
| 146          | I/O              | I/O                        | I/O              |
| 147          | I/O              | I/O                        | I/O              |
| 148          | I/O              | I/O                        | I/O              |
| 149          | I/O              | I/O                        | I/O              |
| 150          | I/O              | I/O                        | I/O              |
| 151          | I/O              | I/O                        | I/O              |
| 152          | CLKA             | CLKA                       | CLKA             |
| 153          | CLKB             | CLKB                       | CLKB             |
| 154          | V <sub>CCR</sub> | V <sub>CCR</sub>           | V <sub>CCR</sub> |
| 155          | GND              | GND                        | GND              |
| 156          | V <sub>CCA</sub> | V <sub>CCA</sub>           | V <sub>CCA</sub> |

| 176-Pin TQFP |                  |                            |                  |
|--------------|------------------|----------------------------|------------------|
| Pin Number   | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function |
| 157          | PRA, I/O         | PRA, I/O                   | PRA, I/O         |
| 158          | I/O              | I/O                        | I/O              |
| 159          | I/O              | I/O                        | I/O              |
| 160          | I/O              | I/O                        | I/O              |
| 161          | I/O              | I/O                        | I/O              |
| 162          | I/O              | I/O                        | I/O              |
| 163          | I/O              | I/O                        | I/O              |
| 164          | I/O              | I/O                        | I/O              |
| 165          | I/O              | I/O                        | I/O              |
| 166          | I/O              | I/O                        | I/O              |
| 167          | I/O              | I/O                        | I/O              |
| 168          | NC               | I/O                        | I/O              |
| 169          | V <sub>CCI</sub> | V <sub>CCI</sub>           | V <sub>CCI</sub> |
| 170          | I/O              | I/O                        | I/O              |
| 171          | NC               | I/O                        | I/O              |
| 172          | NC               | I/O                        | I/O              |
| 173          | NC               | I/O                        | I/O              |
| 174          | I/O              | I/O                        | I/O              |
| 175          | I/O              | I/O                        | I/O              |
| 176          | TCK, I/O         | TCK, I/O                   | TCK, I/O         |

## 100-Pin VQFP




Figure 2-5 • 100-Pin VQFP (Top View)

### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

## 313-Pin PBGA




Figure 2-6 • 313-Pin PBGA (Top View)

### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

| 329-Pin PBGA |                  | 329-Pin PBGA |                  | 329-Pin PBGA |                  | 329-Pin PBGA |                  |
|--------------|------------------|--------------|------------------|--------------|------------------|--------------|------------------|
| Pin Number   | A54SX32 Function | Pin Number   | A54SX32 Function | Pin Number   | A54SX32 Function | Pin Number   | A54SX32 Function |
| A1           | GND              | AA13         | I/O              | AC2          | V <sub>CCI</sub> | B14          | I/O              |
| A2           | GND              | AA14         | I/O              | AC3          | NC               | B15          | I/O              |
| A3           | V <sub>CCI</sub> | AA15         | I/O              | AC4          | I/O              | B16          | I/O              |
| A4           | NC               | AA16         | I/O              | AC5          | I/O              | B17          | I/O              |
| A5           | I/O              | AA17         | I/O              | AC6          | I/O              | B18          | I/O              |
| A6           | I/O              | AA18         | I/O              | AC7          | I/O              | B19          | I/O              |
| A7           | V <sub>CCI</sub> | AA19         | I/O              | AC8          | I/O              | B20          | I/O              |
| A8           | NC               | AA20         | TDO, I/O         | AC9          | V <sub>CCI</sub> | B21          | I/O              |
| A9           | I/O              | AA21         | V <sub>CCI</sub> | AC10         | I/O              | B22          | GND              |
| A10          | I/O              | AA22         | I/O              | AC11         | I/O              | B23          | V <sub>CCI</sub> |
| A11          | I/O              | AA23         | V <sub>CCI</sub> | AC12         | I/O              | C1           | NC               |
| A12          | I/O              | AB1          | I/O              | AC13         | I/O              | C2           | TDI, I/O         |
| A13          | CLKB             | AB2          | GND              | AC14         | I/O              | C3           | GND              |
| A14          | I/O              | AB3          | I/O              | AC15         | NC               | C4           | I/O              |
| A15          | I/O              | AB4          | I/O              | AC16         | I/O              | C5           | I/O              |
| A16          | I/O              | AB5          | I/O              | AC17         | I/O              | C6           | I/O              |
| A17          | I/O              | AB6          | I/O              | AC18         | I/O              | C7           | I/O              |
| A18          | I/O              | AB7          | I/O              | AC19         | I/O              | C8           | I/O              |
| A19          | I/O              | AB8          | I/O              | AC20         | I/O              | C9           | I/O              |
| A20          | I/O              | AB9          | I/O              | AC21         | NC               | C10          | I/O              |
| A21          | NC               | AB10         | I/O              | AC22         | V <sub>CCI</sub> | C11          | I/O              |
| A22          | V <sub>CCI</sub> | AB11         | PRB, I/O         | AC23         | GND              | C12          | I/O              |
| A23          | GND              | AB12         | I/O              | B1           | V <sub>CCI</sub> | C13          | I/O              |
| AA1          | V <sub>CCI</sub> | AB13         | HCLK             | B2           | GND              | C14          | I/O              |
| AA2          | I/O              | AB14         | I/O              | B3           | I/O              | C15          | I/O              |
| AA3          | GND              | AB15         | I/O              | B4           | I/O              | C16          | I/O              |
| AA4          | I/O              | AB16         | I/O              | B5           | I/O              | C17          | I/O              |
| AA5          | I/O              | AB17         | I/O              | B6           | I/O              | C18          | I/O              |
| AA6          | I/O              | AB18         | I/O              | B7           | I/O              | C19          | I/O              |
| AA7          | I/O              | AB19         | I/O              | B8           | I/O              | C20          | I/O              |
| AA8          | I/O              | AB20         | I/O              | B9           | I/O              | C21          | V <sub>CCI</sub> |
| AA9          | I/O              | AB21         | I/O              | B10          | I/O              | C22          | GND              |
| AA10         | I/O              | AB22         | GND              | B11          | I/O              | C23          | NC               |
| AA11         | I/O              | AB23         | I/O              | B12          | PRA, I/O         | D1           | I/O              |
| AA12         | I/O              | AC1          | GND              | B13          | CLKA             | D2           | I/O              |

# Datasheet Information

## List of Changes

The following table lists critical changes that were made in the current version of the document.

| Previous Version    | Changes in Current Version (v3.2)  | Page |
|---------------------|--|------|
| v3.1<br>(June 2003) | The "Ordering Information" was updated to include RoHS information.  | 1-ii |
|                     | The Product Plan was removed since all products have been released.  | N/A  |
|                     | Information concerning the TRST pin in the "Probe Circuit Control Pins" section was removed.   | 1-6  |
|                     | The "Dedicated Test Mode" section is new.  | 1-6  |
|                     | The "Programming" section is new.  | 1-7  |
|                     | A note was added to the "Power-Up Sequencing" table.   | 1-15 |
|                     | A note was added to the "Power-Down Sequencing" table. The 3.3 V comments were updated for the following devices: A545X08, A545X16, A545X32. | 1-15 |
|                     | U11 and U13 were added to the "313-Pin PBGA" table.  | 2-17 |
| v3.0.1              | Storage temperature in Table 1-3 was updated.  | 1-7  |
|                     | Table 1-1 was updated.   | 1-5  |

## Datasheet Categories

In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Datasheet Supplement." The definitions of these categories are as follows:

### Product Brief

The product brief is a summarized version of a datasheet (advanced or production) containing general product information. This brief gives an overview of specific device and family information.

### Advanced

This datasheet version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

### Unmarked (production)

This datasheet version contains information that is considered to be final.

### Datasheet Supplement

The datasheet supplement gives specific device information for a derivative family that differs from the general family datasheet. The supplement is to be used in conjunction with the datasheet to obtain more detailed information and for specifications that do not differ between the two families.

## International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR)

The products described in this datasheet are subject to the International Traffic in Arms Regulations (ITAR) or the Export Administration Regulations (EAR). They may require an approved export license prior to their export. An export can include a release or disclosure to a foreign national inside or outside the United States.