

Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

### Details

Details	
Product Status	Obsolete
Number of LABs/CLBs	768
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	81
Number of Gates	12000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	100-TQFP
Supplier Device Package	100-VQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a54sx08-1vq100i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Ordering Information**



# **Plastic Device Resources**

		User I/Os (including clock buffers)											
Device	PLCC 84-Pin	VQFP 100-Pin	PQFP 208-Pin	TQFP 144-Pin	TQFP 176-Pin	PBGA 313-Pin	PBGA 329-Pin	FBGA 144-Pin					
A54SX08	69	81	130	113	128	-	-	111					
A54SX16	-	81	175	-	147	-	-	-					
A54SX16P	-	81	175	113	147	-	-	-					
A54SX32	_	_	174	113	147	249	249	-					

Note: Package Definitions (Consult your local Actel sales representative for product availability):

PLCC = Plastic Leaded Chip Carrier

PQFP = Plastic Quad Flat Pack

TQFP = Thin Quad Flat Pack

VQFP = Very Thin Quad Flat Pack

PBGA = Plastic Ball Grid Array

FBGA = Fine Pitch (1.0 mm) Ball Grid Array



# **Table of Contents**

# SX Family FPGAs

General Description 1-1
SX Family Architecture 1-1
Programming 1-7
3.3 V / 5 V Operating Conditions 1-7
PCI Compliance for the SX Family 1-9
A54SX16P AC Specifications for (PCI Operation) 1-10
A54SX16P DC Specifications (3.3 V PCI Operation) 1-12
A54SX16P AC Specifications (3.3 V PCI Operation) 1-13
Power-Up Sequencing 1-15
Power-Down Sequencing 1-15
Evaluating Power in SX Devices 1-16
SX Timing Model 1-21
Timing Characteristics 1-23

# Package Pin Assignments

84-Pin PLCC	 	• •	• •	•	 	 •	 	•	 • •	 • •	•	 • •	••	 • •	•	 • •	 •	 • •	•	 		2-1
208-Pin PQFP																						
144-Pin TQFP	 		• •		 		 		 	 		 		 		 		 	•	 		2-7
176-Pin TQFP																						
100-Pin VQFP	 			•	 	 •	 	•	 	 	•	 • •	• •	 		 	 •	 	•	 	2	2-14
313-Pin PBGA	 				 		 	•	 	 		 		 		 		 	•	 	2	2-16
329-Pin PBGA	 			•	 	 •	 	•	 	 	•	 	• •	 		 	 •	 	•	 	2	2-19
144-Pin FBGA	 				 		 		 	 		 		 		 		 	•	 	2	2-23

# **Datasheet Information**

List of Changes	3-1
Datasheet Categories	3-1
International Traffic in Arms Regulations (ITAR) and Export Administration	
Regulations (EAR)	3-1



# **General Description**

The Actel SX family of FPGAs features a sea-of-modules architecture that delivers device performance and integration levels not currently achieved by any other FPGA architecture. SX devices greatly simplify design time, enable dramatic reductions in design costs and power consumption, and further decrease time to market for performance-intensive applications.

The Actel SX architecture features two types of logic modules, the combinatorial cell (C-cell) and the register cell (R-cell), each optimized for fast and efficient mapping of synthesized logic functions. The routing and interconnect resources are in the metal layers above the logic modules, providing optimal use of silicon. This enables the entire floor of the device to be spanned with an uninterrupted grid of fine-grained, synthesis-friendly logic modules (or "sea-of-modules"), which reduces the distance signals have to travel between logic modules. To minimize signal propagation delay, SX devices employ both local and general routing resources. The high-speed local routing resources (DirectConnect and FastConnect) enable very fast local signal propagation that is optimal for fast counters, state machines, and datapath logic. The general system of segmented routing tracks allows any logic module in the array to be connected to any other logic or I/O module. Within this system, propagation delay is minimized by limiting the number of antifuse interconnect elements to five (90 percent of connections typically use only three antifuses). The unique local and general routing structure featured in SX devices gives fast and predictable performance, allows 100 percent pin-locking with full logic utilization, enables concurrent PCB development, reduces design time, and allows designers to achieve performance goals with minimum effort.

Further complementing SX's flexible routing structure is a hardwired, constantly loaded clock network that has been tuned to provide fast clock propagation with minimal clock skew. Additionally, the high performance of the internal logic has eliminated the need to embed latches or flip-flops in the I/O cells to achieve fast clockto-out or fast input setup times. SX devices have easy to use I/O cells that do not require HDL instantiation, facilitating design reuse and reducing design and verification time.

# **SX Family Architecture**

The SX family architecture was designed to satisfy nextgeneration performance and integration requirements for production-volume designs in a broad range of applications.

# **Programmable Interconnect Element**

The SX family provides efficient use of silicon by locating the routing interconnect resources between the Metal 2 (M2) and Metal 3 (M3) layers (Figure 1-1 on page 1-2). This completely eliminates the channels of routing and interconnect resources between logic modules (as implemented on SRAM FPGAs and previous generations of antifuse FPGAs), and enables the entire floor of the device to be spanned with an uninterrupted grid of logic modules.

Interconnection between these logic modules is achieved using The Actel patented metal-to-metal programmable antifuse interconnect elements, which are embedded between the M2 and M3 layers. The antifuses are normally open circuit and, when programmed, form a permanent low-impedance connection.

The extremely small size of these interconnect elements gives the SX family abundant routing resources and provides excellent protection against design pirating. Reverse engineering is virtually impossible because it is extremely difficult to distinguish between programmed and unprogrammed antifuses, and there is no configuration bitstream to intercept.

Additionally, the interconnect elements (i.e., the antifuses and metal tracks) have lower capacitance and lower resistance than any other device of similar capacity, leading to the fastest signal propagation in the industry.

## Logic Module Design

The SX family architecture is described as a "sea-ofmodules" architecture because the entire floor of the device is covered with a grid of logic modules with virtually no chip area lost to interconnect elements or routing. The Actel SX family provides two types of logic modules, the register cell (R-cell) and the combinatorial cell (C-cell).

The R-cell contains a flip-flop featuring asynchronous clear, asynchronous preset, and clock enable (using the S0 and S1 lines) control signals (Figure 1-2). The R-cell registers feature programmable clock polarity selectable on a register-by-register basis. This provides additional

flexibility while allowing mapping of synthesized functions into the SX FPGA. The clock source for the R-cell can be chosen from either the hardwired clock or the routed clock.



Figure 1-1 • SX Family Interconnect Elements



Figure 1-2 • R-Cell

The C-cell implements a range of combinatorial functions up to 5-inputs (Figure 1-3 on page 1-3). Inclusion of the DB input and its associated inverter function dramatically increases the number of combinatorial functions that can be implemented in a single module from 800 options in previous architectures to more than 4,000 in the SX architecture. An example of the improved flexibility enabled by the inversion capability is the ability to integrate a 3-input exclusive-OR function into a single C-cell. This facilitates construction of 9-bit parity-tree functions with 2 ns propagation delays. At the same time, the C-cell structure is extremely synthesis friendly, simplifying the overall design and reducing synthesis time.



# Chip Architecture

The SX family chip architecture provides a unique approach to module organization and chip routing that delivers the best register/logic mix for a wide variety of new and emerging applications.

# **Module Organization**

Actel has arranged all C-cell and R-cell logic modules into horizontal banks called *clusters*. There are two types of *clusters*: Type 1 contains two C-cells and one R-cell, while Type 2 contains one C-cell and two R-cells. To increase design efficiency and device performance, Actel has further organized these modules into *SuperClusters* (Figure 1-4). SuperCluster 1 is a two-wide grouping of Type 1 clusters. SuperCluster 2 is a two-wide group containing one Type 1 cluster and one Type 2 cluster. SX devices feature more SuperCluster 1 modules than SuperCluster 2 modules because designers typically require significantly more combinatorial logic than flipflops.



Figure 1-3 • C-Cell



*Figure 1-4* • Cluster Organization



DirectConnect is a horizontal routing resource that provides connections from a C-cell to its neighboring Rcell in a given SuperCluster. DirectConnect uses a hardwired signal path requiring no programmable interconnection to achieve its fast signal propagation time of less than 0.1 ns.

FastConnect enables horizontal routing between any two logic modules within a given SuperCluster and vertical routing with the SuperCluster immediately below it. Only one programmable connection is used in a FastConnect path, delivering maximum pin-to-pin propagation of 0.4 ns.

In addition to DirectConnect and FastConnect, the architecture makes use of two globally oriented routing resources known as segmented routing and high-drive routing. The Actel segmented routing structure provides a variety of track lengths for extremely fast routing between SuperClusters. The exact combination of track lengths and antifuses within each path is chosen by the 100 percent automatic place-and-route software to minimize signal propagation delays.

The Actel high-drive routing structure provides three clock networks. The first clock, called HCLK, is hardwired from the HCLK buffer to the clock select multiplexer (MUX) in each R-cell. This provides a fast propagation path for the clock signal, enabling the 3.7 ns clock-to-out (pin-to-pin) performance of the SX devices. The hardwired clock is tuned to provide clock skew as low as 0.25 ns. The remaining two clocks (CLKA, CLKB) are global clocks that can be sourced from external pins or from internal logic signals within the SX device.

# **Other Architectural Features**

## Technology

The Actel SX family is implemented on a high-voltage twin-well CMOS process using 0.35  $\mu$  design rules. The metal-to-metal antifuse is made up of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ("on" state) resistance of 25  $\Omega$  with a capacitance of 1.0 fF for low signal impedance.

## Performance

The combination of architectural features described above enables SX devices to operate with internal clock frequencies exceeding 300 MHz, enabling very fast execution of even complex logic functions. Thus, the SX family is an optimal platform upon which to integrate the functionality previously contained in multiple CPLDs. In addition, designs that previously would have required a gate array to meet performance goals can now be integrated into an SX device with dramatic improvements in cost and time to market. Using timingdriven place-and-route tools, designers can achieve highly deterministic device performance. With SX devices, designers do not need to use complicated performance-enhancing design techniques such as the use of redundant logic to reduce fanout on critical nets or the instantiation of macros in HDL code to achieve high performance.

## I/O Modules

Each I/O on an SX device can be configured as an input, an output, a tristate output, or a bidirectional pin.

Even without the inclusion of dedicated I/O registers, these I/Os, in combination with array registers, can achieve clock-to-out (pad-to-pad) timing as fast as 3.7 ns. I/O cells that have embedded latches and flip-flops require instantiation in HDL code; this is a design complication not encountered in SX FPGAs. Fast pin-to-pin timing ensures that the device will have little trouble interfacing with any other device in the system, which in turn enables parallel design of system components and reduces overall design time.

## **Power Requirements**

The SX family supports 3.3 V operation and is designed to tolerate 5.0 V inputs. (Table 1-1). Power consumption is extremely low due to the very short distances signals are required to travel to complete a circuit. Power requirements are further reduced because of the small number of low-resistance antifuses in the path. The antifuse architecture does not require active circuitry to hold a charge (as do SRAM or EPROM), making it the lowest power architecture on the market.

Dentes		V	V		Maniana Outrat Daire
Device	V <sub>CCA</sub>	V <sub>CCI</sub>	V <sub>CCR</sub>	Maximum Input Tolerance	Maximum Output Drive
A54SX08 A54SX16 A54SX32	3.3 V	3.3 V	5.0 V	5.0 V	3.3 V
A54SX16-P*	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
	3.3 V	3.3 V	5.0 V	5.0 V	3.3 V
	3.3 V	5.0 V	5.0 V	5.0 V	5.0 V

**Note:** \*A54SX16-P has three different entries because it is capable of both a 3.3 V and a 5.0 V drive.

# PCI Compliance for the SX Family

The SX family supports 3.3 V and 5.0 V PCI and is compliant with the PCI Local Bus Specification Rev. 2.1.

Table 1-6 •	A54SX16P DC Specifications (5.0 V PCI Operation)	
-------------	--	--

Symbol	Parameter	Condition	Min.	Max.	Units
V <sub>CCA</sub>	Supply Voltage for Array		3.0	3.6	V
V <sub>CCR</sub>	Supply Voltage required for Internal Biasing		4.75	5.25	V
V <sub>CCI</sub>	Supply Voltage for I/Os		4.75	5.25	V
V <sub>IH</sub>	Input High Voltage <sup>1</sup>		2.0	$V_{CC} + 0.5$	V
V <sub>IL</sub>	Input Low Voltage <sup>1</sup>		-0.5	0.8	V
I <sub>IH</sub>	Input High Leakage Current	V <sub>IN</sub> = 2.7		70	μA
IIL	Input Low Leakage Current	V <sub>IN</sub> = 0.5		-70	μA
V <sub>OH</sub>	Output High Voltage	I <sub>OUT</sub> = -2 mA	2.4		V
V <sub>OL</sub>	Output Low Voltage <sup>2</sup>	I <sub>OUT</sub> = 3 mA, 6 mA		0.55	V
C <sub>IN</sub>	Input Pin Capacitance <sup>3</sup>			10	pF
C <sub>CLK</sub>	CLK Pin Capacitance		5	12	pF
C <sub>IDSEL</sub>	IDSEL Pin Capacitance <sup>4</sup>			8	pF

Notes:

1. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.

2. Signals without pull-up resistors must have 3 mA low output current. Signals requiring pull-up must have 6 mA; the latter include, FRAME#, IRDY#, TRDY#, DEVSEL#, STOP#, SERR#, PERR#, LOCK#, and, when used, AD[63::32], C/BE[7::4]#, PAR64, REQ64#, and ACK64#.

3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).

4. Lower capacitance on this input-only pin allows for non-resistive coupling to AD[xx].

# A54SX16P AC Specifications (3.3 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
	Switching Current High	$0 < V_{OUT} \le 0.3 V_{CC}^{1}$			mA
1		$0.3V_{CC} \le V_{OUT} < 0.9V_{CC}^{-1}$	-12V <sub>CC</sub>		mA
IOH(AC)		$0.7V_{CC} < V_{OUT} < V_{CC}^{1, 2}$	–17.1 + (V <sub>CC</sub> – V <sub>OUT</sub> )	EQ 1-3 on page 1-14	
	(Test Point)	$V_{OUT} = 0.7 V_{CC}^2$		-32V <sub>CC</sub>	mA
	Switching Current High	$V_{CC} > V_{OUT} \ge 0.6 V_{CC}^{1}$			mA
I <sub>OL(AC)</sub>		$0.6V_{CC} > V_{OUT} > 0.1V_{CC}^{1}$	16V <sub>CC</sub>		mA
'OL(AC)		$0.18V_{CC} > V_{OUT} > 0^{1, 2}$	26.7V <sub>OUT</sub>	EQ 1-4 on page 1-14	mA
	(Test Point)	$V_{OUT} = 0.18 V_{CC}^2$		38V <sub>CC</sub>	
I <sub>CL</sub>	Low Clamp Current	$-3 < V_{IN} \le -1$	-25 + (V <sub>IN</sub> + 1)/0.015		mA
I <sub>CH</sub>	High Clamp Current	$-3 < V_{IN} \le -1$	25 + (V <sub>IN</sub> – V <sub>OUT</sub> – 1)/0.015		mA
slew <sub>R</sub>	Output Rise Slew Rate <sup>3</sup>	$0.2V_{CC}$ to $0.6V_{CC}$ load	1	4	V/ns
slew <sub>F</sub>	Output Fall Slew Rate <sup>3</sup>	$0.6V_{CC}$ to $0.2V_{CC}$ load	1	4	V/ns

### Table 1-9 • A54SX16P AC Specifications (3.3 V PCI Operation)

Notes:

1. Refer to the V/I curves in Figure 1-10 on page 1-14. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to CLK and RST# which are system outputs. "Switching Current High" specification are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD# which are open drain outputs.

2. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (C and D) are provided with the respective diagrams in Figure 1-10 on page 1-14. The equation defined maxima should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.

3. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per the latest revision of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is required (the maximum is no longer simply a guideline). Rise slew rate does not apply to open drain outputs.





Figure 1-10 shows the 3.3 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the A54SX16P device.

# Voltage Out

## Figure 1-10 • 3.3 V PCI Curve for A54SX16P Device

 $I_{OH} = (98.0/V_{CC}) \times (V_{OUT} - V_{CC}) \times (V_{OUT} + 0.4V_{CC})$ for V<sub>CC</sub> > V<sub>OUT</sub> > 0.7 V<sub>CC</sub>  $I_{OL} = (256/V_{CC}) \times V_{OUT} \times (V_{CC} - V_{OUT})$ for 0 V < V<sub>OUT</sub> < 0.18 V<sub>CC</sub>

EQ 1-3

EQ 1-4

## Table 1-15 • Package Thermal Characteristics

Package Type	Pin Count	θ <sub>jc</sub>	θ <sub>ja</sub> Still Air	$^{ heta_{ja}}$ 300 ft/min.	Units
Plastic Leaded Chip Carrier (PLCC)	84	12	32	22	°C/W
Thin Quad Flat Pack (TQFP)	144	11	32	24	°C/W
Thin Quad Flat Pack (TQFP)	176	11	28	21	°C/W
Very Thin Quad Flatpack (VQFP)	100	10	38	32	°C/W
Plastic Quad Flat Pack (PQFP) without Heat Spreader	208	8	30	23	°C/W
Plastic Quad Flat Pack (PQFP) with Heat Spreader	208	3.8	20	17	°C/W
Plastic Ball Grid Array (PBGA)	272	3	20	14.5	°C/W
Plastic Ball Grid Array (PBGA)	313	3	23	17	°C/W
Plastic Ball Grid Array (PBGA)	329	3	18	13.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	144	3.8	38.8	26.7	°C/W

Note: SX08 does not have a heat spreader.

## Table 1-16 • Temperature and Voltage Derating Factors\*

	Junction Temperature										
V <sub>CCA</sub>	-55	-40	0	25	70	85	125				
3.0	0.75	0.78	0.87	0.89	1.00	1.04	1.16				
3.3	0.70	0.73	0.82	0.83	0.93	0.97	1.08				
3.6	0.66	0.69	0.77	0.78	0.87	0.92	1.02				

**Note:** \*Normalized to worst-case commercial,  $T_J = 70^{\circ}$ C,  $V_{CCA} = 3.0 V$ 

# A54SX08 Timing Characteristics

## Table 1-17 • A54SX08 Timing Characteristics

(Worst-Case Commercial Conditions, V<sub>CCR</sub> = 4.75 V, V<sub>CCA</sub>, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		'-3' 9	5peed	'-2' \$	Speed	'-1' 9	Speed	'Std' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Propa	agation Delays <sup>1</sup>									
t <sub>PD</sub>	Internal Array Module		0.6		0.7		0.8		0.9	ns
Predicted R	outing Delays <sup>2</sup>									
t <sub>DC</sub>	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t <sub>FC</sub>	FO = 1 Routing Delay, Fast Connect		0.3		0.4		0.4		0.5	ns
t <sub>RD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		0.6		0.7		0.8		0.9	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		0.8		0.9		1.0		1.2	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t <sub>RD12</sub>	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns
R-Cell Timir	ng									
t <sub>RCO</sub>	Sequential Clock-to-Q		0.8		1.1		1.2		1.4	ns
t <sub>CLR</sub>	Asynchronous Clear-to-Q		0.5		0.6		0.7		0.8	ns
t <sub>PRESET</sub>	Asynchronous Preset-to-Q		0.7		0.8		0.9		1.0	ns
t <sub>SUD</sub>	Flip-Flop Data Input Set-Up	0.5		0.5		0.7		0.8		ns
t <sub>HD</sub>	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
Input Modu	le Propagation Delays									
t <sub>INYH</sub>	Input Data Pad-to-Y HIGH		1.5		1.7		1.9		2.2	ns
t <sub>INYL</sub>	Input Data Pad-to-Y LOW		1.5		1.7		1.9		2.2	ns
Input Modu	le Predicted Routing Delays <sup>2</sup>									
t <sub>IRD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		0.6		0.7		0.8		0.9	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		0.8		0.9		1.0		1.2	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns

### Note:

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn'}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD'}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

# **Pin Description**

### CLKA/B Clock A and B

These pins are 3.3 V / 5.0 V PCI/TTL clock inputs for clock distribution networks. The clock input is buffered prior to clocking the R-cells. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating. (For A545X72A, these clocks can be configured as bidirectional.)

#### GND Ground

LOW supply voltage.

### HCLK Dedicated (hardwired) Array Clock

This pin is the 3.3 V / 5.0 V PCI/TTL clock input for sequential modules. This input is directly wired to each R-cell and offers clock speeds independent of the number of R-cells being driven. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating.

#### I/O Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Based on certain configurations, input and output levels are compatible with standard TTL, LVTTL, 3.3 V PCI or 5.0 V PCI specifications. Unused I/O pins are automatically tristated by the Designer Series software.

#### NC No Connection

This pin is not connected to circuitry within the device.

#### PRA, I/O Probe A

The Probe A pin is used to output data from any userdefined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe B pin to allow real-time diagnostic output of any signal path within the device. The Probe A pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

### PRB, I/O Probe B

The Probe B pin is used to output data from any node within the device. This diagnostic pin can be used in conjunction with the Probe A pin to allow real-time diagnostic output of any signal path within the device. The Probe B pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

#### TCK Test Clock

Test clock input for diagnostic probe and device programming. In flexible mode, TCK becomes active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

#### TDI Test Data Input

Serial input for boundary scan testing and diagnostic probe. In flexible mode, TDI is active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

#### TDO Test Data Output

Serial output for boundary scan testing. In flexible mode, TDO is active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

#### TMS Test Mode Select

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO). In flexible mode when the TMS pin is set LOW, the TCK, TDI, and TDO pins are boundary scan pins (refer to Table 1-2 on page 1-6). Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the "logic reset" state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The "logic reset" state is reached 5 TCK cycles after the TMS pin is set HIGH. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications.

### V<sub>CCI</sub> Supply Voltage

Supply voltage for I/Os. See Table 1-1 on page 1-5.

### V<sub>CCA</sub> Supply Voltage

Supply voltage for Array. See Table 1-1 on page 1-5.

### V<sub>CCR</sub> Supply Voltage

Supply voltage for input tolerance (required for internal biasing). See Table 1-1 on page 1-5.

	Actel	
54SX Fa	mily FPGAs	

	208-Pi	n PQFP		208-Pin PQFP						
Pin Number	A54SX08 Function			Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function			
73	NC I/O I/O		109	I/O	I/O	I/O				
74	I/O	I/O	I/O	110	I/O	I/O	I/O			
75	NC	I/O	I/O	111	I/O	I/O	I/O			
76	PRB, I/O	PRB, I/O	PRB, I/O	112	I/O	I/O	I/O			
77	GND	GND	GND	113	I/O	I/O	I/O			
78	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	114	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>			
79	GND	GND	GND	115	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
80	V <sub>CCR</sub>	V <sub>CCR</sub>	V <sub>CCR</sub>	116	NC	I/O	I/O			
81	I/O	I/O	I/O	117	I/O	I/O	I/O			
82	HCLK	HCLK	HCLK	118	I/O	I/O	I/O			
83	I/O	I/O	I/O	119	NC	I/O	I/O			
84	I/O	I/O	I/O	120	I/O	I/O	I/O			
85	NC	I/O	I/O	121	I/O	I/O	I/O			
86	I/O	I/O	I/O	122	NC	I/O	I/O			
87	I/O	I/O	I/O	123	I/O	I/O	I/O			
88	NC	I/O	I/O	124	I/O	I/O	I/O			
89	I/O	I/O	I/O	125	NC	I/O	I/O			
90	I/O	I/O	I/O	126	I/O	I/O	I/O			
91	NC	I/O	I/O	127	I/O	I/O	I/O			
92	I/O	I/O	I/O	128	I/O	I/O	I/O			
93	I/O	I/O	I/O	129	GND	GND	GND			
94	NC	I/O	I/O	130	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>			
95	I/O	I/O	I/O	131	GND	GND	GND			
96	I/O	I/O	I/O	132	V <sub>CCR</sub>	V <sub>CCR</sub>	V <sub>CCR</sub>			
97	NC	I/O	I/O	133	I/O	I/O	I/O			
98	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	134	I/O	I/O	I/O			
99	I/O	I/O	I/O	135	NC	I/O	I/O			
100	I/O	I/O	I/O	136	I/O	I/O	I/O			
101	I/O	I/O	I/O	137	I/O	I/O	I/O			
102	I/O	I/O	I/O	138	NC	I/O	I/O			
103	TDO, I/O	TDO, I/O	TDO, I/O	139	I/O	I/O	I/O			
104	I/O	I/O	I/O	140	I/O	I/O	I/O			
105	GND	GND	GND	141	NC	I/O	I/O			
106	NC	I/O	I/O	142	I/O	I/O	I/O			
107	I/O	I/O	I/O	143	NC	I/O	I/O			
108	NC	I/O	I/O	144	I/O	I/O	I/O			

**Note:** \* Note that Pin 65 in the A54SX32—PQ208 is a no connect (NC).



	144-Pi	n TQFP		144-Pin TQFP						
Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function	Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function			
73	GND	GND	GND	109	GND	GND	GND			
74	I/O	I/O	I/O	110	I/O	I/O	I/O			
75	I/O	I/O	I/O	111	I/O	I/O	I/O			
76	I/O	I/O	I/O	112	I/O	I/O	I/O			
77	I/O	I/O	I/O	113	I/O	I/O	I/O			
78	I/O	I/O	I/O	114	I/O	I/O	I/O			
79	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	115	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
80	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	116	I/O	I/O	I/O			
81	GND	GND	GND	117	I/O	I/O	I/O			
82	I/O	I/O	I/O	118	I/O	I/O	I/O			
83	I/O	I/O	I/O	119	I/O	I/O	I/O			
84	I/O	I/O	I/O	120	I/O	I/O	I/O			
85	I/O	I/O	I/O	121	I/O	I/O	I/O			
86	I/O	I/O	I/O	122	I/O	I/O	I/O			
87	I/O	I/O	I/O	123	I/O	I/O	I/O			
88	I/O	I/O	I/O	124	I/O	I/O	I/O			
89	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	125	CLKA	CLKA	CLKA			
90	V <sub>CCR</sub>	V <sub>CCR</sub>	V <sub>CCR</sub>	126	CLKB	CLKB	CLKB			
91	I/O	I/O	I/O	127	V <sub>CCR</sub>	V <sub>CCR</sub>	V <sub>CCR</sub>			
92	I/O	I/O	I/O	128	GND	GND	GND			
93	I/O	I/O	I/O	129	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>			
94	I/O	I/O	I/O	130	I/O	I/O	I/O			
95	I/O	I/O	I/O	131	PRA, I/O	PRA, I/O	PRA, I/O			
96	I/O	I/O	I/O	132	I/O	I/O	I/O			
97	I/O	I/O	I/O	133	I/O	I/O	I/O			
98	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	134	I/O	I/O	I/O			
99	GND	GND	GND	135	I/O	I/O	I/O			
100	I/O	I/O	I/O	136	I/O	I/O	I/O			
101	GND	GND	GND	137	I/O	I/O	I/O			
102	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	138	I/O	I/O	I/O			
103	I/O	I/O	I/O	139	I/O	I/O	I/O			
104	I/O	I/O	I/O	140	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
105	I/O	I/O	I/O	141	I/O	I/O	I/O			
106	I/O	I/O	I/O	142	I/O	I/O	I/O			
107	I/O	I/O	I/O	143	I/O	I/O	I/O			
108	I/O	I/O	I/O	144	TCK, I/O	TCK, I/O	TCK, I/O			

	176-Pi	n TQFP		176-Pin TQFP						
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function	Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function			
69	HCLK	HCLK	HCLK	103	I/O	I/O	I/O			
70	I/O	I/O	I/O	104	I/O	I/O	I/O			
71	I/O	I/O	I/O	105	I/O	I/O	I/O			
72	I/O	I/O	I/O	106	I/O	I/O	I/O			
73	I/O	I/O	I/O	107	I/O	I/O	I/O			
74	I/O	I/O	I/O	108	GND	GND	GND			
75	I/O	I/O	I/O	109	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>			
76	I/O	I/O	I/O	110	GND	GND	GND			
77	I/O	I/O	I/O	111	I/O	I/O	I/O			
78	I/O	I/O	I/O	112	I/O	I/O	I/O			
79	NC	I/O	I/O	113	I/O	I/O	I/O			
80	I/O	I/O	I/O	114	I/O	I/O	I/O			
81	NC	I/O	I/O	115	I/O	I/O	I/O			
82	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	116	I/O	I/O	I/O			
83	I/O	I/O	I/O	117	I/O	I/O	I/O			
84	I/O	I/O	I/O	118	NC	I/O	I/O			
85	I/O	I/O	I/O	119	I/O	I/O	I/O			
86	I/O	I/O	I/O	120	NC	I/O	I/O			
87	TDO, I/O	TDO, I/O	TDO, I/O	121	NC	I/O	I/O			
88	I/O	I/O	I/O	122	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>			
89	GND	GND	GND	123	GND	GND	GND			
90	NC	I/O	I/O	124	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
91	NC	I/O	I/O	125	I/O	I/O	I/O			
92	I/O	I/O	I/O	126	I/O	I/O	I/O			
93	I/O	I/O	I/O	127	I/O	I/O	I/O			
94	I/O	I/O	I/O	128	I/O	I/O	I/O			
95	I/O	I/O	I/O	129	I/O	I/O	I/O			
96	I/O	I/O	I/O	130	I/O	I/O	I/O			
97	I/O	I/O	I/O	131	NC	I/O	I/O			
98	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	132	NC	I/O	I/O			
99	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	133	GND	GND	GND			
100	I/O	I/O	I/O	134	I/O	I/O	I/O			
101	I/O	I/O	I/O	135	I/O	I/O	I/O			
102	I/O	I/O	I/O	136	I/O	I/O	I/O			



	176-Pi	n TQFP		176-Pin TQFP						
Pin Number	A54SX16, A54SX08 A54SX16P A54SX32 n Number Function Function Function		Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function				
137	I/O	I/O	I/O	157	Pra, I/O	PRA, I/O	PRA, I/O			
138	I/O	I/O	I/O	158	I/O	I/O	I/O			
139	I/O	I/O	I/O	159	I/O	I/O	I/O			
140	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	160	I/O	I/O	I/O			
141	I/O	I/O	I/O	161	I/O	I/O	I/O			
142	I/O	I/O	I/O	162	I/O	I/O	I/O			
143	I/O	I/O	I/O	163	I/O	I/O	I/O			
144	I/O	I/O	I/O	164	I/O	I/O	I/O			
145	I/O	I/O	I/O	165	I/O	I/O	I/O			
146	I/O	I/O	I/O	166	I/O	I/O	I/O			
147	I/O	I/O	I/O	167	I/O	I/O	I/O			
148	I/O	I/O	I/O	168	NC	I/O	I/O			
149	I/O	I/O	I/O	169	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
150	I/O	I/O	I/O	170	I/O	I/O	I/O			
151	I/O	I/O	I/O	171	NC	I/O	I/O			
152	CLKA	CLKA	CLKA	172	NC	I/O	I/O			
153	CLKB	CLKB	CLKB	173	NC	I/O	I/O			
154	V <sub>CCR</sub>	V <sub>CCR</sub>	V <sub>CCR</sub>	174	I/O	I/O	I/O			
155	GND	GND	GND	175	I/O	I/O	I/O			
156	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	176	TCK, I/O	TCK, I/O	TCK, I/O			

	100-Pin VQF	P			
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function			
1	GND	GND			
2	TDI, I/O	TDI, I/O			
3	I/O	I/O			
4	I/O	I/O			
5	I/O	I/O			
6	I/O	I/O			
7	TMS	TMS			
8	V <sub>CCI</sub>	V <sub>CCI</sub>			
9	GND	GND			
10	I/O	I/O			
11	I/O	I/O			
12	I/O	I/O			
13	I/O	I/O			
14	I/O	I/O			
15	I/O	I/O			
16	I/O	I/O			
17	I/O	I/O			
18	I/O	I/O			
19	I/O	I/O			
20	V <sub>CCI</sub>	V <sub>CCI</sub>			
21	I/O	I/O			
22	I/O	I/O			
23	I/O	I/O			
24	I/O	I/O			
25	I/O	I/O			
26	I/O	I/O			
27	I/O	I/O			
28	I/O	I/O			
29	I/O	I/O			
30	I/O	I/O			
31	I/O	I/O			
32	I/O	I/O			
33	I/O	I/O			
34	PRB, I/O	PRB, I/O			

100-Pin VQFP								
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function						
35	V <sub>CCA</sub>	V <sub>CCA</sub>						
36	GND	GND						
37	V <sub>CCR</sub>	V <sub>CCR</sub>						
38	I/O	I/O						
39	HCLK	HCLK						
40	I/O	I/O						
41	I/O	I/O						
42	I/O	I/O						
43	I/O	I/O						
44	V <sub>CCI</sub>	V <sub>CCI</sub>						
45	I/O	I/O						
46	I/O	I/O						
47	I/O	I/O						
48	I/O	I/O						
49	TDO, I/O	TDO, I/O						
50	I/O	I/O						
51	GND	GND						
52	I/O	I/O						
53	I/O	I/O						
54	I/O	I/O						
55	I/O	I/O						
56	I/O	I/O						
57	V <sub>CCA</sub>	V <sub>CCA</sub>						
58	V <sub>CCI</sub>	V <sub>CCI</sub>						
59	I/O	I/O						
60	I/O	I/O						
61	I/O	I/O						
62	I/O	I/O						
63	I/O	I/O						
64	I/O	I/O						
65	I/O	I/O						
66	I/O	I/O						
67	V <sub>CCA</sub>	V <sub>CCA</sub>						
68	GND	GND						

100-Pin VQFP								
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function						
69	GND	GND						
70	I/O	I/O						
71	I/O	I/O						
72	I/O	I/O						
73	I/O	I/O						
74	I/O	I/O						
75	I/O	I/O						
76	I/O	I/O						
77	I/O	I/O						
78	I/O	I/O						
79	I/O	I/O						
80	I/O	I/O						
81	I/O	I/O						
82	V <sub>CCI</sub>	V <sub>CCI</sub>						
83	I/O	I/O						
84	I/O	I/O						
85	I/O	I/O						
86	I/O	I/O						
87	CLKA	CLKA						
88	CLKB	CLKB						
89	V <sub>CCR</sub>	V <sub>CCR</sub>						
90	V <sub>CCA</sub>	V <sub>CCA</sub>						
91	GND	GND						
92	PRA, I/O	PRA, I/O						
93	I/O	I/O						
94	I/O	I/O						
95	I/O	I/O						
96	I/O	I/O						
97	I/O	I/O						
98	I/O	I/O						
99	I/O	I/O						
100	TCK, I/O	TCK, I/O						

Actel

54SX Family FPGAs

# 329-Pin PBGA

_	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	
А	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	٦
В	0	0	Õ	0	~		0	~	~	ž	~	~	~	~	0	~	ž	~	~	$\overline{}$	0	~	0	
С	Ŭ	č	~	-	-	-	-	-	-	-	_	Ξ.	-	-	-	_	_	-	_	0	-	-	-	
D	•	0	·	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-	~	0	~	
E F	-	0	-	-																-	-	0	_	
G	-		·	-																	0	0	0	
н	_	$\overline{0}$	_	_																		0		
J	-	$\tilde{O}$	Ξ.	-																-	-	õ	-	
к		Õ	<u> </u>	-						0	0	0	0	0						-	-	ŏ	-	
L	0	0	Ο	Ο						0	Ο	0	0	Ο						0	0	0	Ο	
м	0	0	Ο	Ο						Ο	Ο	Ο	0	Ο						0	Ο	Ο	Ο	
N	<u> </u>	0	<u> </u>	<u> </u>							Õ									$\sim$	Õ	$\sim$	Õ	
P		0								0	0	Ο	Ο	Ο						-	0	-	O	
R	•	0	·	-																<u> </u>	0	<u> </u>	0	
T U	-	0	-	0																<u> </u>	0	Ŭ	0	
v	· ·		<u> </u>	0																<u> </u>	00	<u> </u>	0	
ŵ	-	0	-	-																	0	-	$\hat{\mathbf{O}}$	
Y	-	-	_	$\tilde{0}$	$\cap$	0	$\cap$	$\cap$	0	~	<u> </u>	~	$\tilde{0}$											
AA	č	$\tilde{O}$	$\tilde{O}$	õ	õ	õ	õ	õ	_	õ	_	_	_	_	_	õ	_	õ	õ	_	õ	~	õ	
AB	ŏ	ŏ	ŏ	õ	ŏ	ŏ	ŏ	ŏ	õ	ŏ	ŏ	õ	ŏ	õ	õ	ŏ	ŏ	ŏ	ŏ	õ	ŏ	ŏ	õ	
AC	, Ō	0	0	0	0	Ō	Ō	Ō	Ō	Ō	0	0	0	0	Ō	0	Ō	Ō	Ō	0	Ō	0	Ō	

Figure 2-7 • 329-Pin PBGA (Top View)

## Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.



329-Pin PBGA		329-Pi	n PBGA	329-Pi	n PBGA	329-Pin PBGA			
Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	Pin Number	A54SX32 Function		
D3	I/O	F22	I/O	K20	I/O	N11	GND		
D4	TCK, I/O	F23	I/O	K21	I/O	N12	GND		
D5	I/O	G1	I/O	K22	I/O	N13	GND		
D6	I/O	G2	I/O	K23	I/O	N14	GND		
D7	I/O	G3	I/O	L1	I/O	N20	NC		
D8	I/O	G4	I/O	L2	I/O	N21	I/O		
D9	I/O	G20	I/O	L3	I/O	N22	I/O		
D10	I/O	G21	I/O	L4	V <sub>CCR</sub>	N23	I/O		
D11	V <sub>CCA</sub>	G22	I/O	L10	GND	P1	I/O		
D12	V <sub>CCR</sub>	G23	GND	L11	GND	P2	I/O		
D13	I/O	H1	I/O	L12	GND	P3	I/O		
D14	I/O	H2	I/O	L13	GND	P4	I/O		
D15	I/O	H3	I/O	L14	GND	P10	GND		
D16	I/O	H4	I/O	L20	V <sub>CCR</sub>	P11	GND		
D17	I/O	H20	V <sub>CCA</sub>	L21	I/O	P12	GND		
D18	I/O	H21	I/O	L22	I/O	P13	GND		
D19	I/O	H22	I/O	L23	NC	P14	GND		
D20	I/O	H23	I/O	M1	I/O	P20	I/O		
D21	I/O	J1	NC	M2	I/O	P21	I/O		
D22	I/O	J2	I/O	M3	I/O	P22	I/O		
D23	I/O	J3	I/O	M4	V <sub>CCA</sub>	P23	I/O		
E1	V <sub>CCI</sub>	J4	I/O	M10	GND	R1	I/O		
E2	I/O	J20	I/O	M11	GND	R2	I/O		
E3	I/O	J21	I/O	M12	GND	R3	I/O		
E4	I/O	J22	I/O	M13	GND	R4	I/O		
E20	I/O	J23	I/O	M14	GND	R20	I/O		
E21	I/O	K1	I/O	M20	V <sub>CCA</sub>	R21	I/O		
E22	I/O	K2	I/O	M21	I/O	R22	I/O		
E23	I/O	К3	I/O	M22	I/O	R23	I/O		
F1	I/O	K4	I/O	M23	V <sub>CCI</sub>	T1	I/O		
F2	TMS	K10	GND	N1	I/O	T2	I/O		
F3	I/O	K11	GND	N2	I/O	T3	I/O		
F4	I/O	K12	GND	N3	I/O	T4	I/O		
F20	I/O	K13	GND	N4	I/O	T20	I/O		
F21	I/O	K14	GND	N10	GND	T21	I/O		

329-Pir	n PBGA
Pin Number	A54SX32 Function
T22	I/O
T23	I/O
U1	I/O
U2	I/O
U3	V <sub>CCA</sub>
U4	I/O
U20	I/O
U21	V <sub>CCA</sub>
U22	I/O
U23	I/O
V1	V <sub>CCI</sub>
V2	I/O
V3	I/O

329-Pin PBGA		
Pin Number	A54SX32 Function	
V4	I/O	
V20	I/O	
V21	I/O	
V22	I/O	
V23	I/O	
W1	I/O	
W2	I/O	
W3	I/O	
W4	I/O	
W20	I/O	
W21	I/O	
W22	I/O	

329-Pin PBGA		
Pin Number	A54SX32 Function	
W23	NC	
Y1	NC	
Y2	I/O	
Y3	I/O	
Y4	GND	
Y5	I/O	
Y6	I/O	
Y7	I/O	
Y8	I/O	
Y9	I/O	
Y10	I/O	
Y11	I/O	

329-Pin PBGA	
Pin Number	A54SX32 Function
Y12	V <sub>CCA</sub>
Y13	V <sub>CCR</sub>
Y14	I/O
Y15	I/O
Y16	I/O
Y17	I/O
Y18	I/O
Y19	I/O
Y20	GND
Y21	I/O
Y22	I/O
Y23	I/O