



Welcome to [E-XFL.COM](#)

### **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### **Details**

Product Status	Obsolete
Number of LABs/CLBs	768
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	113
Number of Gates	12000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microsemi/a54sx08-2tqg144">https://www.e-xfl.com/product-detail/microsemi/a54sx08-2tqg144</a>

---

# Table of Contents

---

## SX Family FPGAs

General Description .....	1-1
SX Family Architecture .....	1-1
Programming .....	1-7
3.3 V / 5 V Operating Conditions .....	1-7
PCI Compliance for the SX Family .....	1-9
A54SX16P AC Specifications for (PCI Operation) .....	1-10
A54SX16P DC Specifications (3.3 V PCI Operation) .....	1-12
A54SX16P AC Specifications (3.3 V PCI Operation) .....	1-13
Power-Up Sequencing .....	1-15
Power-Down Sequencing .....	1-15
Evaluating Power in SX Devices .....	1-16
SX Timing Model .....	1-21
Timing Characteristics .....	1-23

## Package Pin Assignments

84-Pin PLCC .....	2-1
208-Pin PQFP .....	2-3
144-Pin TQFP .....	2-7
176-Pin TQFP .....	2-10
100-Pin VQFP .....	2-14
313-Pin PBGA .....	2-16
329-Pin PBGA .....	2-19
144-Pin FBGA .....	2-23

## Datasheet Information

List of Changes .....	3-1
Datasheet Categories .....	3-1
International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR) .....	3-1

## Chip Architecture

The SX family chip architecture provides a unique approach to module organization and chip routing that delivers the best register/logic mix for a wide variety of new and emerging applications.

## Module Organization

Actel has arranged all C-cell and R-cell logic modules into horizontal banks called *clusters*. There are two types of *clusters*: Type 1 contains two C-cells and one R-cell, while Type 2 contains one C-cell and two R-cells.

To increase design efficiency and device performance, Actel has further organized these modules into *SuperClusters* (Figure 1-4). SuperCluster 1 is a two-wide grouping of Type 1 clusters. SuperCluster 2 is a two-wide group containing one Type 1 cluster and one Type 2 cluster. SX devices feature more SuperCluster 1 modules than SuperCluster 2 modules because designers typically require significantly more combinatorial logic than flip-flops.




Figure 1-3 • C-Cell




Figure 1-4 • Cluster Organization

## Routing Resources

Clusters and SuperClusters can be connected through the use of two innovative local routing resources called *FastConnect* and *DirectConnect*, which enable extremely fast and predictable interconnection of modules within clusters and SuperClusters (Figure 1-5 and Figure 1-6). This routing architecture also dramatically reduces the number of antifuses required to complete a circuit, ensuring the highest possible performance.




Figure 1-5 • DirectConnect and FastConnect for Type 1 SuperClusters




Figure 1-6 • DirectConnect and FastConnect for Type 2 SuperClusters

## Boundary Scan Testing (BST)

All SX devices are IEEE 1149.1 compliant. SX devices offer superior diagnostic and testing capabilities by providing Boundary Scan Testing (BST) and probing capabilities. These functions are controlled through the special test pins in conjunction with the program fuse. The functionality of each pin is described in Table 1-2. In the dedicated test mode, TCK, TDI, and TDO are dedicated pins and cannot be used as regular I/Os. In flexible mode, TMS should be set HIGH through a pull-up resistor of 10 kΩ. TMS can be pulled LOW to initiate the test sequence.

The program fuse determines whether the device is in dedicated or flexible mode. The default (fuse not blown) is flexible mode.

Table 1-2 • Boundary Scan Pin Functionality

Program Fuse Blown (Dedicated Test Mode)	Program Fuse Not Blown (Flexible Mode)
TCK, TDI, TDO are dedicated BST pins.	TCK, TDI, TDO are flexible and may be used as I/Os.
No need for pull-up resistor for TMS	Use a pull-up resistor of 10 kΩ on TMS.

## Dedicated Test Mode

In Dedicated mode, all JTAG pins are reserved for BST; designers cannot use them as regular I/Os. An internal pull-up resistor is automatically enabled on both TMS and TDI pins, and the TMS pin will function as defined in the IEEE 1149.1 (JTAG) specification.

To select Dedicated mode, users need to reserve the JTAG pins in Actel's Designer software by checking the "Reserve JTAG" box in "Device Selection Wizard" (Figure 1-7). JTAG pins comply with LVTTL/TTL I/O specification regardless of whether they are used as a user I/O or a JTAG I/O. Refer to the Table 1-5 on page 1-8 for detailed specifications.

Figure 1-7 • Device Selection Wizard

## Development Tool Support

The SX family of FPGAs is fully supported by both the Actel Libero® Integrated Design Environment (IDE) and Designer FPGA Development software. Actel Libero IDE is a design management environment, seamlessly integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes Synplify® for Actel from Synplicity®, ViewDraw® for Actel from Mentor Graphics®, ModelSim® HDL Simulator from Mentor Graphics, WaveFormer Lite™ from SynaptiCAD™, and Designer software from Actel. Refer to the Libero IDE flow diagram (located on the Actel website) for more information.

Actel Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can select and lock package pins while only minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators, and the simulation results can be cross-probed with Silicon Explorer II, Actel integrated verification and logic analysis tool. Another tool included in the Designer software is the SmartGen core generator, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design. Actel Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synplicity, Synopsys®, and Cadence® Design Systems. The Designer software is available for both the Windows® and UNIX® operating systems.

## Probe Circuit Control Pins

The Silicon Explorer II tool uses the boundary scan ports (TDI, TCK, TMS, and TDO) to select the desired nets for verification. The selected internal nets are assigned to the PRA/PRB pins for observation. Figure 1-8 on page 1-7 illustrates the interconnection between Silicon Explorer II and the FPGA to perform in-circuit verification.

## Design Considerations

The TDI, TCK, TDO, PRA, and PRB pins should not be used as input or bidirectional ports. Because these pins are active during probing, critical signals input through these pins are not available while probing. In addition, the Security Fuse should not be programmed because doing so disables the Probe Circuitry.

Table 1-13 shows capacitance values for various devices.

Table 1-13 • Capacitance Values for Devices

	<b>A54SX08</b>	<b>A54SX16</b>	<b>A54SX16P</b>	<b>A54SX32</b>
$C_{EQM}$ (pF)	4.0	4.0	4.0	4.0
$C_{EQI}$ (pF)	3.4	3.4	3.4	3.4
$C_{EQO}$ (pF)	4.7	4.7	4.7	4.7
$C_{EQCR}$ (pF)	1.6	1.6	1.6	1.6
$C_{EQHV}$	0.615	0.615	0.615	0.615
$C_{EQHF}$	60	96	96	140
$r_1$ (pF)	87	138	138	171
$r_2$ (pF)	87	138	138	171

Table 1-14 • Power Consumption Guidelines

Description	Power Consumption Guideline
Logic Modules (m)	20% of modules
Inputs Switching (n)	# inputs/4
Outputs Switching (p)	# outputs/4
First Routed Array Clock Loads ( $q_1$ )	20% of register cells
Second Routed Array Clock Loads ( $q_2$ )	20% of register cells
Load Capacitance ( $C_L$ )	35 pF
Average Logic Module Switching Rate ( $f_m$ )	$f/10$
Average Input Switching Rate ( $f_n$ )	$f/5$
Average Output Switching Rate ( $f_p$ )	$f/10$
Average First Routed Array Clock Rate ( $f_{q1}$ )	$f/2$
Average Second Routed Array Clock Rate ( $f_{q2}$ )	$f/2$
Average Dedicated Array Clock Rate ( $f_{s1}$ )	$f$
Dedicated Clock Array Clock Loads ( $s_1$ )	20% of regular modules

Follow the steps below to estimate power consumption. The values provided for the sample calculation below are for the shift register design above. This method for estimating power consumption is conservative and the actual power consumption of your design may be less than the estimated power consumption.

The total power dissipation for the SX family is the sum of the AC power dissipation and the DC power dissipation.

$$P_{\text{Total}} = P_{\text{AC}} \text{ (dynamic power)} + P_{\text{DC}} \text{ (static power)}$$

EQ 1-9

## Guidelines for Calculating Power Consumption

The power consumption guidelines are meant to represent worst-case scenarios so that they can be generally used to predict the upper limits of power dissipation. These guidelines are shown in Table 1-14.

### Sample Power Calculation

One of the designs used to characterize the SX family was a 528 bit serial-in, serial-out shift register. The design utilized 100 percent of the dedicated flip-flops of an A54SX16P device. A pattern of 0101... was clocked into the device at frequencies ranging from 1 MHz to 200 MHz. Shifting in a series of 0101... caused 50 percent of the flip-flops to toggle from low to high at every clock cycle.

### AC Power Dissipation

$$P_{\text{AC}} = P_{\text{Module}} + P_{\text{RCLKA Net}} + P_{\text{RCLKB Net}} + P_{\text{HCLK Net}} + P_{\text{Output Buffer}} + P_{\text{Input Buffer}}$$

EQ 1-10

$$P_{\text{AC}} = V_{CCA}^2 \times [(m \times C_{EQM} \times f_m)_{\text{Module}} + (n \times C_{EQI} \times f_n)_{\text{Input Buffer}} + (p \times (C_{EQO} + C_L) \times f_p)_{\text{Output Buffer}} + (0.5 (q_1 \times C_{EQCR} \times f_{q1}) + (r_1 \times f_{q1}))_{\text{RCLKA}} + (0.5 (q_2 \times C_{EQCR} \times f_{q2}) + (r_2 \times f_{q2}))_{\text{RCLKB}} + (0.5 (s_1 \times C_{EQHV} \times f_{s1}) + (C_{EQHF} \times f_{s1}))_{\text{HCLK}}]$$

EQ 1-11

**Step 1: Define Terms Used in Formula**

<b>Module</b>	V <sub>CCA</sub>	3.3
Number of logic modules switching at f <sub>m</sub> (Used 50%)	m	264
Average logic modules switching rate f <sub>m</sub> (MHz) (Guidelines: f/10)	f <sub>m</sub>	20
Module capacitance C <sub>EQM</sub> (pF)	C <sub>EQM</sub>	4.0
<b>Input Buffer</b>		
Number of input buffers switching at f <sub>n</sub>	n	1
Average input switching rate f <sub>n</sub> (MHz) (Guidelines: f/5)	f <sub>n</sub>	40
Input buffer capacitance C <sub>EQI</sub> (pF)	C <sub>EQI</sub>	3.4
<b>Output Buffer</b>		
Number of output buffers switching at f <sub>p</sub>	p	1
Average output buffers switching rate f <sub>p</sub> (MHz) (Guidelines: f/10)	f <sub>p</sub>	20
Output buffers buffer capacitance C <sub>EQO</sub> (pF)	C <sub>EQO</sub>	4.7
Output Load capacitance C <sub>L</sub> (pF)	C <sub>L</sub>	35
<b>RCLKA</b>		
Number of Clock loads q <sub>1</sub>	q <sub>1</sub>	528
Capacitance of routed array clock (pF)	C <sub>EQCR</sub>	1.6
Average clock rate (MHz)	f <sub>q1</sub>	200
Fixed capacitance (pF)	r <sub>1</sub>	138
<b>RCLKB</b>		
Number of Clock loads q <sub>2</sub>	q <sub>2</sub>	0
Capacitance of routed array clock (pF)	C <sub>EQCR</sub>	1.6
Average clock rate (MHz)	f <sub>q2</sub>	0
Fixed capacitance (pF)	r <sub>2</sub>	138
<b>HCLK</b>		
Number of Clock loads	s <sub>1</sub>	0
Variable capacitance of dedicated array clock (pF)	C <sub>EQHV</sub>	0.615
Fixed capacitance of dedicated array clock (pF)	C <sub>EQHF</sub>	96
Average clock rate (MHz)	f <sub>s1</sub>	0

**Step 2: Calculate Dynamic Power Consumption**

V <sub>CCA</sub> × V <sub>CCA</sub>	10.89
m × f <sub>m</sub> × C <sub>EQM</sub>	0.02112
n × f <sub>n</sub> × C <sub>EQI</sub>	0.000136
p × f <sub>p</sub> × (C <sub>EQO</sub> +C <sub>L</sub> )	0.000794
0.5 (q <sub>1</sub> × C <sub>EQCR</sub> × f <sub>q1</sub> ) + (r <sub>1</sub> × f <sub>q1</sub> )	0.11208
0.5(q <sub>2</sub> × C <sub>EQCR</sub> × f <sub>q2</sub> ) + (r <sub>2</sub> × f <sub>q2</sub> )	0
0.5 (s <sub>1</sub> × C <sub>EQHV</sub> × f <sub>s1</sub> ) + (C <sub>EQHF</sub> × f <sub>s1</sub> )	0
P <sub>AC</sub> = 1.461 W	

**Step 3: Calculate DC Power Dissipation****DC Power Dissipation**

$$P_{DC} = (I_{standby}) \times V_{CCA} + (I_{standby}) \times V_{CCR} + (I_{standby}) \times V_{CCI} + X \times V_{OL} \times I_{OL} + Y(V_{CCI} - V_{OH}) \times V_{OH}$$

EQ 1-12

For a rough estimate of DC Power Dissipation, only use P<sub>DC</sub> = (I<sub>standby</sub>) × V<sub>CCA</sub>. The rest of the formula provides a very small number that can be considered negligible.

$$P_{DC} = (I_{standby}) \times V_{CCA}$$

$$P_{DC} = .55 \text{ mA} \times 3.3 \text{ V}$$

$$P_{DC} = 0.001815 \text{ W}$$

**Step 4: Calculate Total Power Consumption**

$$P_{Total} = P_{AC} + P_{DC}$$

$$P_{Total} = 1.461 + 0.001815$$

$$P_{Total} = 1.4628 \text{ W}$$

**Step 5: Compare Estimated Power Consumption against Characterized Power Consumption**

The estimated total power consumption for this design is 1.46 W. The characterized power consumption for this design at 200 MHz is 1.0164 W.

Table 1-19 • A54SX16P Timing Characteristics (Continued)  
(Worst-Case Commercial Conditions,  $V_{CCR} = 4.75$  V,  $V_{CCA}, V_{CCI} = 3.0$  V,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	'-3' Speed		'-2' Speed		'-1' Speed		'Std' Speed		<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
<b>Dedicated (Hardwired) Array Clock Network</b>										
$t_{HCKH}$	Input LOW to HIGH (pad to R-Cell input)	1.2		1.4		1.5		1.8		ns
$t_{HCKL}$	Input HIGH to LOW (pad to R-Cell input)	1.2		1.4		1.6		1.9		ns
$t_{HPWH}$	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
$t_{HPWL}$	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
$t_{HCKSW}$	Maximum Skew		0.2		0.2		0.3		0.3	ns
$t_{HP}$	Minimum Period	2.7		3.1		3.6		4.2		ns
$f_{HMAX}$	Maximum Frequency		350		320		280		240	MHz
<b>Routed Array Clock Networks</b>										
$t_{RCKH}$	Input LOW to HIGH (light load) (pad to R-Cell input)	1.6		1.8		2.1		2.5		ns
$t_{RCKL}$	Input HIGH to LOW (Light Load) (pad to R-Cell input)	1.8		2.0		2.3		2.7		ns
$t_{RCKH}$	Input LOW to HIGH (50% load) (pad to R-Cell input)	1.8		2.1		2.5		2.8		ns
$t_{RCKL}$	Input HIGH to LOW (50% load) (pad to R-Cell input)	2.0		2.2		2.5		3.0		ns
$t_{RCKH}$	Input LOW to HIGH (100% load) (pad to R-Cell input)	1.8		2.1		2.4		2.8		ns
$t_{RCKL}$	Input HIGH to LOW (100% load) (pad to R-Cell input)	2.0		2.2		2.5		3.0		ns
$t_{RPWH}$	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
$t_{RPWL}$	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
$t_{RCKSW}$	Maximum Skew (light load)		0.5		0.5		0.5		0.7	ns
$t_{RCKSW}$	Maximum Skew (50% load)		0.5		0.6		0.7		0.8	ns
$t_{RCKSW}$	Maximum Skew (100% load)		0.5		0.6		0.7		0.8	ns
<b>TTL Output Module Timing</b>										
$t_{DLH}$	Data-to-Pad LOW to HIGH	2.4		2.8		3.1		3.7		ns
$t_{DHL}$	Data-to-Pad HIGH to LOW	2.3		2.9		3.2		3.8		ns
$t_{ENZL}$	Enable-to-Pad, Z to L	3.0		3.4		3.9		4.6		ns
$t_{ENZH}$	Enable-to-Pad, Z to H	3.3		3.8		4.3		5.0		ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	2.3		2.7		3.0		3.5		ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	2.8		3.2		3.7		4.3		ns

**Note:**

- For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- Delays based on 10 pF loading.

Table 1-19 • A54SX16P Timing Characteristics (Continued)  
(Worst-Case Commercial Conditions,  $V_{CCR} = 4.75$  V,  $V_{CCA}, V_{CCI} = 3.0$  V,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	'-3' Speed		'-2' Speed		'-1' Speed		'Std' Speed		<b>Units</b>
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>TTL/PCI Output Module Timing</b>										
$t_{DLH}$	Data-to-Pad LOW to HIGH	1.5		1.7		2.0		2.3		ns
$t_{DHL}$	Data-to-Pad HIGH to LOW		1.9		2.2		2.4		2.9	ns
$t_{ENLZ}$	Enable-to-Pad, Z to L		2.3		2.6		3.0		3.5	ns
$t_{ENZH}$	Enable-to-Pad, Z to H		1.5		1.7		1.9		2.3	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z		2.7		3.1		3.5		4.1	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z		2.9		3.3		3.7		4.4	ns
<b>PCI Output Module Timing<sup>3</sup></b>										
$t_{DLH}$	Data-to-Pad LOW to HIGH	1.8		2.0		2.3		2.7		ns
$t_{DHL}$	Data-to-Pad HIGH to LOW		1.7		2.0		2.2		2.6	ns
$t_{ENLZ}$	Enable-to-Pad, Z to L		0.8		1.0		1.1		1.3	ns
$t_{ENZH}$	Enable-to-Pad, Z to H		1.2		1.2		1.5		1.8	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z		1.0		1.1		1.3		1.5	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z		1.1		1.3		1.5		1.7	ns
<b>TTL Output Module Timing</b>										
$t_{DLH}$	Data-to-Pad LOW to HIGH	2.1		2.5		2.8		3.3		ns
$t_{DHL}$	Data-to-Pad HIGH to LOW		2.0		2.3		2.6		3.1	ns
$t_{ENLZ}$	Enable-to-Pad, Z to L		2.5		2.9		3.2		3.8	ns
$t_{ENZH}$	Enable-to-Pad, Z to H		3.0		3.5		3.9		4.6	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z		2.3		2.7		3.1		3.6	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z		2.9		3.3		3.7		4.4	ns

**Note:**

- For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- Delays based on 10 pF loading.

## A54SX32 Timing Characteristics

Table 1-20 • A54SX32 Timing Characteristics  
(Worst-Case Commercial Conditions,  $V_{CCR} = 4.75$  V,  $V_{CCA}, V_{CCI} = 3.0$  V,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	'-3' Speed		'-2' Speed		'-1' Speed		'Std' Speed		<b>Units</b>
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>C-Cell Propagation Delays<sup>1</sup></b>										
$t_{PD}$	Internal Array Module	0.6		0.7		0.8		0.9		ns
<b>Predicted Routing Delays<sup>2</sup></b>										
$t_{DC}$	FO = 1 Routing Delay, Direct Connect	0.1		0.1		0.1		0.1		ns
$t_{FC}$	FO = 1 Routing Delay, Fast Connect	0.3		0.4		0.4		0.5		ns
$t_{RD1}$	FO = 1 Routing Delay	0.3		0.4		0.4		0.5		ns
$t_{RD2}$	FO = 2 Routing Delay	0.7		0.8		0.9		1.0		ns
$t_{RD3}$	FO = 3 Routing Delay	1.0		1.2		1.4		1.6		ns
$t_{RD4}$	FO = 4 Routing Delay	1.4		1.6		1.8		2.1		ns
$t_{RD8}$	FO = 8 Routing Delay	2.7		3.1		3.5		4.1		ns
$t_{RD12}$	FO = 12 Routing Delay	4.0		4.7		5.3		6.2		ns
<b>R-Cell Timing</b>										
$t_{RCO}$	Sequential Clock-to-Q	0.8		1.1		1.3		1.4		ns
$t_{CLR}$	Asynchronous Clear-to-Q	0.5		0.6		0.7		0.8		ns
$t_{PRESET}$	Asynchronous Preset-to-Q	0.7		0.8		0.9		1.0		ns
$t_{SUD}$	Flip-Flop Data Input Set-Up	0.5		0.6		0.7		0.8		ns
$t_{HD}$	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
$t_{WASYN}$	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
<b>Input Module Propagation Delays</b>										
$t_{INYH}$	Input Data Pad-to-Y HIGH	1.5		1.7		1.9		2.2		ns
$t_{INYL}$	Input Data Pad-to-Y LOW	1.5		1.7		1.9		2.2		ns
<b>Predicted Input Routing Delays<sup>2</sup></b>										
$t_{IRD1}$	FO = 1 Routing Delay	0.3		0.4		0.4		0.5		ns
$t_{IRD2}$	FO = 2 Routing Delay	0.7		0.8		0.9		1.0		ns
$t_{IRD3}$	FO = 3 Routing Delay	1.0		1.2		1.4		1.6		ns
$t_{IRD4}$	FO = 4 Routing Delay	1.4		1.6		1.8		2.1		ns
$t_{IRD8}$	FO = 8 Routing Delay	2.7		3.1		3.5		4.1		ns
$t_{IRD12}$	FO = 12 Routing Delay	4.0		4.7		5.3		6.2		ns

**Note:**

- For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- Delays based on 35 pF loading, except  $t_{ENZL}$  and  $t_{ENZH}$ . For  $t_{ENZL}$  and  $t_{ENZH}$  the loading is 5 pF.

Table 1-20 • A54SX32 Timing Characteristics (Continued)  
(Worst-Case Commercial Conditions,  $V_{CCR} = 4.75$  V,  $V_{CCA}, V_{CCI} = 3.0$  V,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	'-3' Speed		'-2' Speed		'-1' Speed		'Std' Speed		<b>Units</b>
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Dedicated (Hardwired) Array Clock Network</b>										
$t_{HCKH}$	Input LOW to HIGH (pad to R-Cell input)		1.9		2.1		2.4		2.8	ns
$t_{HCKL}$	Input HIGH to LOW (pad to R-Cell input)		1.9		2.1		2.4		2.8	ns
$t_{HPWH}$	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
$t_{HPWL}$	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
$t_{HCKSW}$	Maximum Skew		0.3		0.4		0.4		0.5	ns
$t_{HP}$	Minimum Period	2.7		3.1		3.6		4.2		ns
$f_{HMAX}$	Maximum Frequency		350		320		280		240	MHz
<b>Routed Array Clock Networks</b>										
$t_{RCKH}$	Input LOW to HIGH (light load) (pad to R-Cell input)		2.4		2.7		3.0		3.5	ns
$t_{RCKL}$	Input HIGH to LOW (light load) (pad to R-Cell input)		2.4		2.7		3.1		3.6	ns
$t_{RCKH}$	Input LOW to HIGH (50% load) (pad to R-Cell input)		2.7		3.0		3.5		4.1	ns
$t_{RCKL}$	Input HIGH to LOW (50% load) (pad to R-Cell input)		2.7		3.1		3.6		4.2	ns
$t_{RCKH}$	Input LOW to HIGH (100% load) (pad to R-Cell input)		2.7		3.1		3.5		4.1	ns
$t_{RCKL}$	Input HIGH to LOW (100% load) (pad to R-Cell input)		2.8		3.2		3.6		4.3	ns
$t_{RPWH}$	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
$t_{RPWL}$	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
$t_{RCKSW}$	Maximum Skew (light load)		0.85		0.98		1.1		1.3	ns
$t_{RCKSW}$	Maximum Skew (50% load)		1.23		1.4		1.6		1.9	ns
$t_{RCKSW}$	Maximum Skew (100% load)		1.30		1.5		1.7		2.0	ns
<b>TTL Output Module Timing<sup>3</sup></b>										
$t_{DLH}$	Data-to-Pad LOW to HIGH		1.6		1.9		2.1		2.5	ns
$t_{DHL}$	Data-to-Pad HIGH to LOW		1.6		1.9		2.1		2.5	ns
$t_{ENZL}$	Enable-to-Pad, Z to L		2.1		2.4		2.8		3.2	ns
$t_{ENZH}$	Enable-to-Pad, Z to H		2.3		2.7		3.1		3.6	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z		1.4		1.7		1.9		2.2	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z		1.3		1.5		1.7		2.0	ns

**Note:**

- For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- Delays based on 35 pF loading, except  $t_{ENLZ}$  and  $t_{ENZH}$ . For  $t_{ENLZ}$  and  $t_{ENZH}$  the loading is 5 pF.


---

# Package Pin Assignments

---

## 84-Pin PLCC

---



---

Figure 2-1 • 84-Pin PLCC (Top View)

### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

## 208-Pin PQFP




Figure 2-2 • 208-Pin PQFP (Top View)

### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

<b>208-Pin PQFP</b>			
<b>Pin Number</b>	<b>A54SX08 Function</b>	<b>A54SX16, A54SX16P Function</b>	<b>A54SX32 Function</b>
1	GND	GND	GND
2	TDI, I/O	TDI, I/O	TDI, I/O
3	I/O	I/O	I/O
4	NC	I/O	I/O
5	I/O	I/O	I/O
6	NC	I/O	I/O
7	I/O	I/O	I/O
8	I/O	I/O	I/O
9	I/O	I/O	I/O
10	I/O	I/O	I/O
11	TMS	TMS	TMS
12	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
13	I/O	I/O	I/O
14	NC	I/O	I/O
15	I/O	I/O	I/O
16	I/O	I/O	I/O
17	NC	I/O	I/O
18	I/O	I/O	I/O
19	I/O	I/O	I/O
20	NC	I/O	I/O
21	I/O	I/O	I/O
22	I/O	I/O	I/O
23	NC	I/O	I/O
24	I/O	I/O	I/O
25	V <sub>CCR</sub>	V <sub>CCR</sub>	V <sub>CCR</sub>
26	GND	GND	GND
27	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
28	GND	GND	GND
29	I/O	I/O	I/O
30	I/O	I/O	I/O
31	NC	I/O	I/O
32	I/O	I/O	I/O
33	I/O	I/O	I/O
34	I/O	I/O	I/O
35	NC	I/O	I/O
36	I/O	I/O	I/O

**Note:** \* Note that Pin 65 in the A54SX32—PQ208 is a no connect (NC).

<b>208-Pin PQFP</b>			
<b>Pin Number</b>	<b>A54SX08 Function</b>	<b>A54SX16, A54SX16P Function</b>	<b>A54SX32 Function</b>
37	I/O	I/O	I/O
38	I/O	I/O	I/O
39	NC	I/O	I/O
40	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
41	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
42	I/O	I/O	I/O
43	I/O	I/O	I/O
44	I/O	I/O	I/O
45	I/O	I/O	I/O
46	I/O	I/O	I/O
47	I/O	I/O	I/O
48	NC	I/O	I/O
49	I/O	I/O	I/O
50	NC	I/O	I/O
51	I/O	I/O	I/O
52	GND	GND	GND
53	I/O	I/O	I/O
54	I/O	I/O	I/O
55	I/O	I/O	I/O
56	I/O	I/O	I/O
57	I/O	I/O	I/O
58	I/O	I/O	I/O
59	I/O	I/O	I/O
60	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
61	NC	I/O	I/O
62	I/O	I/O	I/O
63	I/O	I/O	I/O
64	NC	I/O	I/O
65*	I/O	I/O	NC*
66	I/O	I/O	I/O
67	NC	I/O	I/O
68	I/O	I/O	I/O
69	I/O	I/O	I/O
70	NC	I/O	I/O
71	I/O	I/O	I/O
72	I/O	I/O	I/O

<b>176-Pin TQFP</b>			
<b>Pin Number</b>	<b>A54SX08 Function</b>	<b>A54SX16, A54SX16P Function</b>	<b>A54SX32 Function</b>
1	GND	GND	GND
2	TDI, I/O	TDI, I/O	TDI, I/O
3	NC	I/O	I/O
4	I/O	I/O	I/O
5	I/O	I/O	I/O
6	I/O	I/O	I/O
7	I/O	I/O	I/O
8	I/O	I/O	I/O
9	I/O	I/O	I/O
10	TMS	TMS	TMS
11	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
12	NC	I/O	I/O
13	I/O	I/O	I/O
14	I/O	I/O	I/O
15	I/O	I/O	I/O
16	I/O	I/O	I/O
17	I/O	I/O	I/O
18	I/O	I/O	I/O
19	I/O	I/O	I/O
20	I/O	I/O	I/O
21	GND	GND	GND
22	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
23	GND	GND	GND
24	I/O	I/O	I/O
25	I/O	I/O	I/O
26	I/O	I/O	I/O
27	I/O	I/O	I/O
28	I/O	I/O	I/O
29	I/O	I/O	I/O
30	I/O	I/O	I/O
31	I/O	I/O	I/O
32	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
33	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
34	I/O	I/O	I/O

<b>176-Pin TQFP</b>			
<b>Pin Number</b>	<b>A54SX08 Function</b>	<b>A54SX16, A54SX16P Function</b>	<b>A54SX32 Function</b>
35	I/O	I/O	I/O
36	I/O	I/O	I/O
37	I/O	I/O	I/O
38	I/O	I/O	I/O
39	I/O	I/O	I/O
40	NC	I/O	I/O
41	I/O	I/O	I/O
42	NC	I/O	I/O
43	I/O	I/O	I/O
44	GND	GND	GND
45	I/O	I/O	I/O
46	I/O	I/O	I/O
47	I/O	I/O	I/O
48	I/O	I/O	I/O
49	I/O	I/O	I/O
50	I/O	I/O	I/O
51	I/O	I/O	I/O
52	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
53	I/O	I/O	I/O
54	NC	I/O	I/O
55	I/O	I/O	I/O
56	I/O	I/O	I/O
57	NC	I/O	I/O
58	I/O	I/O	I/O
59	I/O	I/O	I/O
60	I/O	I/O	I/O
61	I/O	I/O	I/O
62	I/O	I/O	I/O
63	I/O	I/O	I/O
64	PRB, I/O	PRB, I/O	PRB, I/O
65	GND	GND	GND
66	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
67	V <sub>CCR</sub>	V <sub>CCR</sub>	V <sub>CCR</sub>
68	I/O	I/O	I/O

<b>176-Pin TQFP</b>			
<b>Pin Number</b>	<b>A54SX08 Function</b>	<b>A54SX16, A54SX16P Function</b>	<b>A54SX32 Function</b>
137	I/O	I/O	I/O
138	I/O	I/O	I/O
139	I/O	I/O	I/O
140	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
141	I/O	I/O	I/O
142	I/O	I/O	I/O
143	I/O	I/O	I/O
144	I/O	I/O	I/O
145	I/O	I/O	I/O
146	I/O	I/O	I/O
147	I/O	I/O	I/O
148	I/O	I/O	I/O
149	I/O	I/O	I/O
150	I/O	I/O	I/O
151	I/O	I/O	I/O
152	CLKA	CLKA	CLKA
153	CLKB	CLKB	CLKB
154	V <sub>CCR</sub>	V <sub>CCR</sub>	V <sub>CCR</sub>
155	GND	GND	GND
156	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>

<b>176-Pin TQFP</b>			
<b>Pin Number</b>	<b>A54SX08 Function</b>	<b>A54SX16, A54SX16P Function</b>	<b>A54SX32 Function</b>
157	PRA, I/O	PRA, I/O	PRA, I/O
158	I/O	I/O	I/O
159	I/O	I/O	I/O
160	I/O	I/O	I/O
161	I/O	I/O	I/O
162	I/O	I/O	I/O
163	I/O	I/O	I/O
164	I/O	I/O	I/O
165	I/O	I/O	I/O
166	I/O	I/O	I/O
167	I/O	I/O	I/O
168	NC	I/O	I/O
169	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
170	I/O	I/O	I/O
171	NC	I/O	I/O
172	NC	I/O	I/O
173	NC	I/O	I/O
174	I/O	I/O	I/O
175	I/O	I/O	I/O
176	TCK, I/O	TCK, I/O	TCK, I/O

## 100-Pin VQFP




Figure 2-5 • 100-Pin VQFP (Top View)

### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

100-Pin VQFP		
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function
1	GND	GND
2	TDI, I/O	TDI, I/O
3	I/O	I/O
4	I/O	I/O
5	I/O	I/O
6	I/O	I/O
7	TMS	TMS
8	V <sub>CCI</sub>	V <sub>CCI</sub>
9	GND	GND
10	I/O	I/O
11	I/O	I/O
12	I/O	I/O
13	I/O	I/O
14	I/O	I/O
15	I/O	I/O
16	I/O	I/O
17	I/O	I/O
18	I/O	I/O
19	I/O	I/O
20	V <sub>CCI</sub>	V <sub>CCI</sub>
21	I/O	I/O
22	I/O	I/O
23	I/O	I/O
24	I/O	I/O
25	I/O	I/O
26	I/O	I/O
27	I/O	I/O
28	I/O	I/O
29	I/O	I/O
30	I/O	I/O
31	I/O	I/O
32	I/O	I/O
33	I/O	I/O
34	PRB, I/O	PRB, I/O

100-Pin VQFP		
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function
35	V <sub>CCA</sub>	V <sub>CCA</sub>
36	GND	GND
37	V <sub>CCR</sub>	V <sub>CCR</sub>
38	I/O	I/O
39	HCLK	HCLK
40	I/O	I/O
41	I/O	I/O
42	I/O	I/O
43	I/O	I/O
44	V <sub>CCI</sub>	V <sub>CCI</sub>
45	I/O	I/O
46	I/O	I/O
47	I/O	I/O
48	I/O	I/O
49	TDO, I/O	TDO, I/O
50	I/O	I/O
51	GND	GND
52	I/O	I/O
53	I/O	I/O
54	I/O	I/O
55	I/O	I/O
56	I/O	I/O
57	V <sub>CCA</sub>	V <sub>CCA</sub>
58	V <sub>CCI</sub>	V <sub>CCI</sub>
59	I/O	I/O
60	I/O	I/O
61	I/O	I/O
62	I/O	I/O
63	I/O	I/O
64	I/O	I/O
65	I/O	I/O
66	I/O	I/O
67	V <sub>CCA</sub>	V <sub>CCA</sub>
68	GND	GND

100-Pin VQFP		
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function
69	GND	GND
70	I/O	I/O
71	I/O	I/O
72	I/O	I/O
73	I/O	I/O
74	I/O	I/O
75	I/O	I/O
76	I/O	I/O
77	I/O	I/O
78	I/O	I/O
79	I/O	I/O
80	I/O	I/O
81	I/O	I/O
82	V <sub>CCI</sub>	V <sub>CCI</sub>
83	I/O	I/O
84	I/O	I/O
85	I/O	I/O
86	I/O	I/O
87	CLKA	CLKA
88	CLKB	CLKB
89	V <sub>CCR</sub>	V <sub>CCR</sub>
90	V <sub>CCA</sub>	V <sub>CCA</sub>
91	GND	GND
92	PRA, I/O	PRA, I/O
93	I/O	I/O
94	I/O	I/O
95	I/O	I/O
96	I/O	I/O
97	I/O	I/O
98	I/O	I/O
99	I/O	I/O
100	TCK, I/O	TCK, I/O

## 313-Pin PBGA




Figure 2-6 • 313-Pin PBGA (Top View)

### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

## 329-Pin PBGA




Figure 2-7 • 329-Pin PBGA (Top View)

### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

<b>329-Pin PBGA</b>	
<b>Pin Number</b>	<b>A54SX32 Function</b>
D3	I/O
D4	TCK, I/O
D5	I/O
D6	I/O
D7	I/O
D8	I/O
D9	I/O
D10	I/O
D11	V <sub>CCA</sub>
D12	V <sub>CCR</sub>
D13	I/O
D14	I/O
D15	I/O
D16	I/O
D17	I/O
D18	I/O
D19	I/O
D20	I/O
D21	I/O
D22	I/O
D23	I/O
E1	V <sub>CCI</sub>
E2	I/O
E3	I/O
E4	I/O
E20	I/O
E21	I/O
E22	I/O
E23	I/O
F1	I/O
F2	TMS
F3	I/O
F4	I/O
F20	I/O
F21	I/O

<b>329-Pin PBGA</b>	
<b>Pin Number</b>	<b>A54SX32 Function</b>
F22	I/O
F23	I/O
G1	I/O
G2	I/O
G3	I/O
G4	I/O
G20	I/O
G21	I/O
G22	I/O
G23	GND
H1	I/O
H2	I/O
H3	I/O
H4	I/O
H20	V <sub>CCA</sub>
H21	I/O
H22	I/O
H23	I/O
J1	NC
J2	I/O
J3	I/O
J4	I/O
J20	I/O
J21	I/O
J22	I/O
J23	I/O
K1	I/O
K2	I/O
K3	I/O
K4	I/O
K10	GND
K11	GND
K12	GND
K13	GND
K14	GND

<b>329-Pin PBGA</b>	
<b>Pin Number</b>	<b>A54SX32 Function</b>
K20	I/O
K21	I/O
K22	I/O
K23	I/O
L1	I/O
L2	I/O
L3	I/O
L4	V <sub>CCR</sub>
L10	GND
L11	GND
L12	GND
L13	GND
L14	GND
L20	V <sub>CCR</sub>
L21	I/O
L22	I/O
L23	NC
M1	I/O
M2	I/O
M3	I/O
M4	V <sub>CCA</sub>
M10	GND
M11	GND
M12	GND
M13	GND
M14	GND
M20	V <sub>CCA</sub>
M21	I/O
M22	I/O
M23	V <sub>CCI</sub>
N1	I/O
N2	I/O
N3	I/O
N4	I/O
N10	GND

<b>329-Pin PBGA</b>	
<b>Pin Number</b>	<b>A54SX32 Function</b>
N11	GND
N12	GND
N13	GND
N14	GND
N20	NC
N21	I/O
N22	I/O
N23	I/O
P1	I/O
P2	I/O
P3	I/O
P4	I/O
P10	GND
P11	GND
P12	GND
P13	GND
P14	GND
P20	I/O
P21	I/O
P22	I/O
P23	I/O
R1	I/O
R2	I/O
R3	I/O
R4	I/O
R20	I/O
R21	I/O
R22	I/O
R23	I/O
T1	I/O
T2	I/O
T3	I/O
T4	I/O
T20	I/O
T21	I/O