



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs


The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	768
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	69
Number of Gates	12000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	84-LCC (J-Lead)
Supplier Device Package	84-PLCC (29.31x29.31)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a54sx08-plg84i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Ordering Information



Plastic Device Resources

User I/Os (including clock buffers)								
Device	PLCC 84-Pin	VQFP 100-Pin	PQFP 208-Pin	TQFP 144-Pin	TQFP 176-Pin	PBGA 313-Pin	PBGA 329-Pin	FBGA 144-Pin
A54SX08	69	81	130	113	128	_	_	111
A54SX16	_	81	175	-	147	_	_	_
A54SX16P	_	81	175	113	147	_	_	_
A54SX32	_	-	174	113	147	249	249	_

Note: Package Definitions (Consult your local Actel sales representative for product availability):

PLCC = Plastic Leaded Chip Carrier

PQFP = Plastic Quad Flat Pack

TQFP = Thin Quad Flat Pack

VQFP = Very Thin Quad Flat Pack

PBGA = Plastic Ball Grid Array

FBGA = Fine Pitch (1.0 mm) Ball Grid Array

ii v3.2



General Description

The Actel SX family of FPGAs features a sea-of-modules architecture that delivers device performance and integration levels not currently achieved by any other FPGA architecture. SX devices greatly simplify design time, enable dramatic reductions in design costs and power consumption, and further decrease time to market for performance-intensive applications.

The Actel SX architecture features two types of logic modules, the combinatorial cell (C-cell) and the register cell (R-cell), each optimized for fast and efficient mapping of synthesized logic functions. The routing and interconnect resources are in the metal layers above the logic modules, providing optimal use of silicon. This enables the entire floor of the device to be spanned with an uninterrupted grid of fine-grained, synthesis-friendly logic modules (or "sea-of-modules"), which reduces the distance signals have to travel between logic modules. To minimize signal propagation delay, SX devices employ both local and general routing resources. The high-speed local routing resources (DirectConnect and FastConnect) enable very fast local signal propagation that is optimal for fast counters, state machines, and datapath logic. The general system of segmented routing tracks allows any logic module in the array to be connected to any other logic or I/O module. Within this system, propagation delay is minimized by limiting the number of antifuse interconnect elements to five (90 percent of connections typically use only three antifuses). The unique local and general routing structure featured in SX devices gives fast and predictable performance, allows 100 percent pin-locking with full logic utilization, enables concurrent PCB development, reduces design time, and allows designers to achieve performance goals with minimum effort.

Further complementing SX's flexible routing structure is a hardwired, constantly loaded clock network that has been tuned to provide fast clock propagation with minimal clock skew. Additionally, the high performance of the internal logic has eliminated the need to embed latches or flip-flops in the I/O cells to achieve fast clock-to-out or fast input setup times. SX devices have easy to use I/O cells that do not require HDL instantiation, facilitating design reuse and reducing design and verification time.

SX Family Architecture

The SX family architecture was designed to satisfy nextgeneration performance and integration requirements for production-volume designs in a broad range of applications.

Programmable Interconnect Element

The SX family provides efficient use of silicon by locating the routing interconnect resources between the Metal 2 (M2) and Metal 3 (M3) layers (Figure 1-1 on page 1-2). This completely eliminates the channels of routing and interconnect resources between logic modules (as implemented on SRAM FPGAs and previous generations of antifuse FPGAs), and enables the entire floor of the device to be spanned with an uninterrupted grid of logic modules.

Interconnection between these logic modules is achieved using The Actel patented metal-to-metal programmable antifuse interconnect elements, which are embedded between the M2 and M3 layers. The antifuses are normally open circuit and, when programmed, form a permanent low-impedance connection.

The extremely small size of these interconnect elements gives the SX family abundant routing resources and provides excellent protection against design pirating. Reverse engineering is virtually impossible because it is extremely difficult to distinguish between programmed and unprogrammed antifuses, and there is no configuration bitstream to intercept.

Additionally, the interconnect elements (i.e., the antifuses and metal tracks) have lower capacitance and lower resistance than any other device of similar capacity, leading to the fastest signal propagation in the industry.

Logic Module Design

The SX family architecture is described as a "sea-of-modules" architecture because the entire floor of the device is covered with a grid of logic modules with virtually no chip area lost to interconnect elements or routing. The Actel SX family provides two types of logic modules, the register cell (R-cell) and the combinatorial cell (C-cell).

The R-cell contains a flip-flop featuring asynchronous clear, asynchronous preset, and clock enable (using the S0 and S1 lines) control signals (Figure 1-2). The R-cell registers feature programmable clock polarity selectable on a register-by-register basis. This provides additional

flexibility while allowing mapping of synthesized functions into the SX FPGA. The clock source for the R-cell can be chosen from either the hardwired clock or the routed clock.




Figure 1-1 • SX Family Interconnect Elements




Figure 1-2 • R-Cell

The C-cell implements a range of combinatorial functions up to 5-inputs (Figure 1-3 on page 1-3). Inclusion of the DB input and its associated inverter function dramatically increases the number of combinatorial functions that can be implemented in a single module from 800 options in previous architectures to more than 4,000 in the SX architecture. An example of the improved flexibility

enabled by the inversion capability is the ability to integrate a 3-input exclusive-OR function into a single C-cell. This facilitates construction of 9-bit parity-tree functions with 2 ns propagation delays. At the same time, the C-cell structure is extremely synthesis friendly, simplifying the overall design and reducing synthesis time.

1-2 v3.2



Chip Architecture

The SX family chip architecture provides a unique approach to module organization and chip routing that delivers the best register/logic mix for a wide variety of new and emerging applications.

Module Organization

Actel has arranged all C-cell and R-cell logic modules into horizontal banks called *clusters*. There are two types of *clusters*: Type 1 contains two C-cells and one R-cell, while Type 2 contains one C-cell and two R-cells.

To increase design efficiency and device performance, Actel has further organized these modules into *SuperClusters* (Figure 1-4). SuperCluster 1 is a two-wide grouping of Type 1 clusters. SuperCluster 2 is a two-wide group containing one Type 1 cluster and one Type 2 cluster. SX devices feature more SuperCluster 1 modules than SuperCluster 2 modules because designers typically require significantly more combinatorial logic than flip-flops.




Figure 1-3 • C-Cell




Figure 1-4 • Cluster Organization

Routing Resources

Clusters and SuperClusters can be connected through the use of two innovative local routing resources called *FastConnect* and *DirectConnect*, which enable extremely fast and predictable interconnection of modules within clusters and SuperClusters (Figure 1-5 and Figure 1-6). This routing architecture also dramatically reduces the number of antifuses required to complete a circuit, ensuring the highest possible performance.




Figure 1-5 • DirectConnect and FastConnect for Type 1 SuperClusters




Figure 1-6 • DirectConnect and FastConnect for Type 2 SuperClusters

1-4 v3.2

DirectConnect is a horizontal routing resource that provides connections from a C-cell to its neighboring R-cell in a given SuperCluster. DirectConnect uses a hardwired signal path requiring no programmable interconnection to achieve its fast signal propagation time of less than 0.1 ns.

FastConnect enables horizontal routing between any two logic modules within a given SuperCluster and vertical routing with the SuperCluster immediately below it. Only one programmable connection is used in a FastConnect path, delivering maximum pin-to-pin propagation of 0.4 ns.

In addition to DirectConnect and FastConnect, the architecture makes use of two globally oriented routing resources known as segmented routing and high-drive routing. The Actel segmented routing structure provides a variety of track lengths for extremely fast routing between SuperClusters. The exact combination of track lengths and antifuses within each path is chosen by the 100 percent automatic place-and-route software to minimize signal propagation delays.

The Actel high-drive routing structure provides three clock networks. The first clock, called HCLK, is hardwired from the HCLK buffer to the clock select multiplexer (MUX) in each R-cell. This provides a fast propagation path for the clock signal, enabling the 3.7 ns clock-to-out (pin-to-pin) performance of the SX devices. The hardwired clock is tuned to provide clock skew as low as 0.25 ns. The remaining two clocks (CLKA, CLKB) are global clocks that can be sourced from external pins or from internal logic signals within the SX device.

Other Architectural Features

Technology

The Actel SX family is implemented on a high-voltage twin-well CMOS process using 0.35 μ design rules. The metal-to-metal antifuse is made up of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ("on" state) resistance of 25 Ω with a capacitance of 1.0 fF for low signal impedance.

Performance

The combination of architectural features described above enables SX devices to operate with internal clock frequencies exceeding 300 MHz, enabling very fast execution of even complex logic functions. Thus, the SX family is an optimal platform upon which to integrate the functionality previously contained in multiple CPLDs. In addition, designs that previously would have required a gate array to meet performance goals can now be integrated into an SX device with dramatic improvements in cost and time to market. Using timingdriven place-and-route tools, designers can achieve highly deterministic device performance. With SX devices, designers do not need to use complicated performance-enhancing design techniques such as the use of redundant logic to reduce fanout on critical nets or the instantiation of macros in HDL code to achieve high performance.

I/O Modules

Each I/O on an SX device can be configured as an input, an output, a tristate output, or a bidirectional pin.

Even without the inclusion of dedicated I/O registers, these I/Os, in combination with array registers, can achieve clock-to-out (pad-to-pad) timing as fast as 3.7 ns. I/O cells that have embedded latches and flip-flops require instantiation in HDL code; this is a design complication not encountered in SX FPGAs. Fast pin-to-pin timing ensures that the device will have little trouble interfacing with any other device in the system, which in turn enables parallel design of system components and reduces overall design time.

Power Requirements

The SX family supports 3.3 V operation and is designed to tolerate 5.0 V inputs. (Table 1-1). Power consumption is extremely low due to the very short distances signals are required to travel to complete a circuit. Power requirements are further reduced because of the small number of low-resistance antifuses in the path. The antifuse architecture does not require active circuitry to hold a charge (as do SRAM or EPROM), making it the lowest power architecture on the market.

Table 1-1 • Supply Voltages

Device	V _{CCA}	V _{CCI}	V _{CCR}	Maximum Input Tolerance	Maximum Output Drive
A54SX08 A54SX16 A54SX32	3.3 V	3.3 V	5.0 V	5.0 V	3.3 V
A54SX16-P*	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
	3.3 V	3.3 V	5.0 V	5.0 V	3.3 V
	3.3 V	5.0 V	5.0 V	5.0 V	5.0 V

Note: *A54SX16-P has three different entries because it is capable of both a 3.3 V and a 5.0 V drive.



EQ 1-2

Figure 1-9 shows the 5.0 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the A54SX16P device.





Figure 1-9 • 5.0 V PCI Curve for A54SX16P Device

$$I_{OH} = 11.9 \times (V_{OUT} - 5.25) \times (V_{OUT} + 2.45)$$

$$I_{OL} = 78.5 \times V_{OUT} \times (4.4 - V_{OUT})$$
for $V_{CC} > V_{OUT} > 3.1 \text{ V}$

$$EQ 1-1$$

SX Timing Model



Note: Values shown for A54SX08-3, worst-case commercial conditions.

Figure 1-12 • SX Timing Model

Hardwired Clock Routed Clock External Setup = $t_{INY} + t_{IRD1} + t_{SUD} - t_{RCKH}$ External Setup = $t_{INY} + t_{IRD1} + t_{SUD} - t_{HCKH}$ = 1.5 + 0.3 + 0.5 - 1.0 = 1.3 ns= 1.5 + 0.3 + 0.5 - 1.5 = 0.8 nsEQ 1-15 EQ 1-17 Clock-to-Out (Pin-to-Pin) Clock-to-Out (Pin-to-Pin) $= t_{HCKH} + t_{RCO} + t_{RD1} + t_{DHL}$ = $t_{RCKH} + t_{RCO} + t_{RD1} + t_{DHL}$ = 1.0 + 0.8 + 0.3 + 1.6 = 3.7 ns= 1.52 + 0.8 + 0.3 + 1.6 = 4.2 nsEQ 1-16 EQ 1-18

Table 1-17 • A54SX08 Timing Characteristics (Continued) (Worst-Case Commercial Conditions, V_{CCR} = 4.75 V, V_{CCA}, V_{CCI} = 3.0 V, T_J = 70°C)

		'-3' 9	Speed	'-2' \$	Speed	'-1' Speed		'Std' Speed		
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
Dedicated (Hardwired) Array Clock Network									
t _{HCKH}	Input LOW to HIGH (pad to R-Cell input)		1.0		1.1		1.3		1.5	ns
t_{HCKL}	Input HIGH to LOW (pad to R-Cell input)		1.0		1.2		1.4		1.6	ns
t_{HPWH}	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
t_{HPWL}	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
t _{HCKSW}	Maximum Skew		0.1		0.2		0.2		0.2	ns
t _{HP}	Minimum Period	2.7		3.1		3.6		4.2		ns
f_{HMAX}	Maximum Frequency		350		320		280		240	MHz
Routed Arra	ay Clock Networks									
t _{RCKH}	Input LOW to HIGH (light load) (pad to R-Cell input)		1.3		1.5		1.7		2.0	ns
t _{RCKL}	Input HIGH to LOW (light load) (pad to R-Cell Input)		1.4		1.6		1.8		2.1	ns
t _{RCKH}	Input LOW to HIGH (50% load) (pad to R-Cell input)		1.4		1.7		1.9		2.2	ns
t _{RCKL}	Input HIGH to LOW (50% load) (pad to R-Cell input)		1.5		1.7		2.0		2.3	ns
t _{RCKH}	Input LOW to HIGH (100% load) (pad to R-Cell input)		1.5		1.7		1.9		2.2	ns
t_{RCKL}	Input HIGH to LOW (100% load) (pad to R-Cell input)		1.5		1.8		2.0		2.3	ns
t _{RPWH}	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
t _{RPWL}	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
t _{RCKSW}	Maximum Skew (light load)		0.1		0.2		0.2		0.2	ns
t _{RCKSW}	Maximum Skew (50% load)		0.3		0.3		0.4		0.4	ns
t _{RCKSW}	Maximum Skew (100% load)		0.3		0.3		0.4		0.4	ns
TTL Output	Module Timing1									
t _{DLH}	Data-to-Pad LOW to HIGH		1.6		1.9		2.1		2.5	ns
t_{DHL}	Data-to-Pad HIGH to LOW		1.6		1.9		2.1		2.5	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.1		2.4		2.8		3.2	ns
t _{ENZH}	Enable-to-Pad, Z to H		2.3		2.7		3.1		3.6	ns
t _{ENLZ}	Enable-to-Pad, L to Z		1.4		1.7		1.9		2.2	ns

Note:

- 1. For dual-module macros, use $t_{PD}+t_{RD1}+t_{PDn}$, $t_{RCO}+t_{RD1}+t_{PDn}$, or $t_{PD1}+t_{RD1}+t_{SUD}$, whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

Table 1-19 • A54SX16P Timing Characteristics (Continued) (Worst-Case Commercial Conditions, V_{CCR} = 4.75 V, V_{CCA}, V_{CCI} = 3.0 V, T_J = 70°C)

		'-3' S	peed	'-2' \$	peed	'-1' \$	peed	'Std'	Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
TTL/PCI Out	out Module Timing									
t _{DLH}	Data-to-Pad LOW to HIGH		1.5		1.7		2.0		2.3	ns
t _{DHL}	Data-to-Pad HIGH to LOW		1.9		2.2		2.4		2.9	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.3		2.6		3.0		3.5	ns
t _{ENZH}	Enable-to-Pad, Z to H		1.5		1.7		1.9		2.3	ns
t _{ENLZ}	Enable-to-Pad, L to Z		2.7		3.1		3.5		4.1	ns
t _{ENHZ}	Enable-to-Pad, H to Z		2.9		3.3		3.7		4.4	ns
PCI Output	Module Timing ³									
t _{DLH}	Data-to-Pad LOW to HIGH		1.8		2.0		2.3		2.7	ns
t _{DHL}	Data-to-Pad HIGH to LOW		1.7		2.0		2.2		2.6	ns
t _{ENZL}	Enable-to-Pad, Z to L		8.0		1.0		1.1		1.3	ns
t _{ENZH}	Enable-to-Pad, Z to H		1.2		1.2		1.5		1.8	ns
t _{ENLZ}	Enable-to-Pad, L to Z		1.0		1.1		1.3		1.5	ns
t _{ENHZ}	Enable-to-Pad, H to Z		1.1		1.3		1.5		1.7	ns
TTL Output	Module Timing									
t _{DLH}	Data-to-Pad LOW to HIGH		2.1		2.5		2.8		3.3	ns
t _{DHL}	Data-to-Pad HIGH to LOW		2.0		2.3		2.6		3.1	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.5		2.9		3.2		3.8	ns
t _{ENZH}	Enable-to-Pad, Z to H		3.0		3.5		3.9		4.6	ns
t _{ENLZ}	Enable-to-Pad, L to Z		2.3		2.7		3.1		3.6	ns
t _{ENHZ}	Enable-to-Pad, H to Z		2.9		3.3		3.7		4.4	ns

Note:

3. Delays based on 10 pF loading.

1-30 v3.2

^{1.} For dual-module macros, use t_{PD} + t_{RD1} + t_{PDn} , t_{RCO} + t_{RD1} + t_{PDn} , or t_{PD1} + t_{RD1} + t_{SUD} , whichever is appropriate.

^{2.} Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

144-Pin TQFP						
Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function			
1	GND	GND	GND			
2	TDI, I/O	TDI, I/O	TDI, I/O			
3	I/O	1/0	I/O			
4	I/O	1/0	I/O			
5	I/O	1/0	I/O			
6	I/O	1/0	1/0			
7	I/O	1/0	I/O			
8	I/O	I/O	1/0			
9	TMS	TMS	TMS			
10	V _{CCI}	V_{CCI}	V _{CCI}			
11	GND	GND	GND			
12	I/O	I/O	1/0			
13	I/O	1/0	I/O			
14	I/O	I/O	1/0			
15	I/O	I/O	1/0			
16	I/O	I/O	I/O			
17	I/O	1/0	1/0			
18	I/O	I/O	1/0			
19	V_{CCR}	V_{CCR}	V_{CCR}			
20	V_{CCA}	V_{CCA}	V_{CCA}			
21	I/O	1/0	I/O			
22	I/O	1/0	I/O			
23	I/O	1/0	I/O			
24	I/O	1/0	I/O			
25	I/O	1/0	I/O			
26	I/O	1/0	I/O			
27	I/O	1/0	I/O			
28	GND	GND	GND			
29	V _{CCI}	V _{CCI}	V _{CCI}			
30	V_{CCA}	V _{CCA}	V _{CCA}			
31	I/O	1/0	I/O			
32	I/O	1/0	I/O			
33	I/O	I/O	1/0			
34	I/O	I/O	1/0			
35	I/O	I/O	I/O			
36	GND	GND	GND			

144-Pin TQFP						
Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function			
37	I/O	1/0	I/O			
38	I/O	1/0	I/O			
39	I/O	1/0	I/O			
40	I/O	1/0	I/O			
41	I/O	1/0	I/O			
42	I/O	1/0	I/O			
43	I/O	1/0	I/O			
44	V _{CCI}	V _{CCI}	V _{CCI}			
45	I/O	I/O	I/O			
46	I/O	I/O	I/O			
47	I/O	I/O	I/O			
48	I/O	I/O	I/O			
49	I/O	I/O	I/O			
50	I/O	1/0	I/O			
51	I/O	1/0	I/O			
52	I/O	I/O	I/O			
53	I/O	1/0	I/O			
54	PRB, I/O	PRB, I/O	PRB, I/O			
55	I/O	I/O	I/O			
56	V_{CCA}	V_{CCA}	V_{CCA}			
57	GND	GND	GND			
58	V_{CCR}	V_{CCR}	V_{CCR}			
59	I/O	I/O	I/O			
60	HCLK	HCLK	HCLK			
61	I/O	I/O	I/O			
62	I/O	1/0	I/O			
63	I/O	1/0	I/O			
64	I/O	1/0	I/O			
65	I/O	I/O	I/O			
66	I/O	I/O	I/O			
67	I/O	I/O	I/O			
68	V _{CCI}	V _{CCI}	V _{CCI}			
69	I/O	I/O	I/O			
70	I/O	1/0	I/O			
71	TDO, I/O	TDO, I/O	TDO, I/O			
72	I/O	I/O	I/O			
		-				

2-8 v3.2



176-Pin TQFP						
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function			
1	GND	GND	GND			
2	TDI, I/O	TDI, I/O	TDI, I/O			
3	NC	1/0	I/O			
4	I/O	1/0	I/O			
5	I/O	1/0	I/O			
6	I/O	1/0	I/O			
7	I/O	1/0	I/O			
8	I/O	1/0	I/O			
9	I/O	I/O	I/O			
10	TMS	TMS	TMS			
11	V _{CCI}	V _{CCI}	V _{CCI}			
12	NC	I/O	I/O			
13	I/O	I/O	I/O			
14	I/O	1/0	I/O			
15	I/O	I/O	I/O			
16	I/O	I/O	I/O			
17	I/O	I/O	I/O			
18	I/O	I/O	I/O			
19	I/O	I/O	I/O			
20	I/O	1/0	I/O			
21	GND	GND	GND			
22	V _{CCA}	V _{CCA}	V _{CCA}			
23	GND	GND	GND			
24	I/O	I/O	I/O			
25	I/O	I/O	I/O			
26	I/O	I/O	I/O			
27	I/O	I/O	I/O			
28	I/O	I/O	I/O			
29	I/O	I/O	I/O			
30	I/O	I/O	I/O			
31	I/O	I/O	I/O			
32	V _{CCI}	V _{CCI}	V _{CCI}			
33	V _{CCA}	V _{CCA}	V _{CCA}			
34	I/O	1/0	1/0			

176-Pin TQFP						
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function			
35	I/O	1/0	I/O			
36	I/O	I/O	1/0			
37	I/O	I/O	1/0			
38	I/O	I/O	1/0			
39	I/O	I/O	1/0			
40	NC	I/O	1/0			
41	I/O	I/O	1/0			
42	NC	I/O	I/O			
43	I/O	I/O	1/0			
44	GND	GND	GND			
45	I/O	I/O	I/O			
46	I/O	I/O	1/0			
47	I/O	I/O	1/0			
48	I/O	I/O	1/0			
49	I/O	I/O	1/0			
50	I/O	I/O	1/0			
51	I/O	1/0	I/O			
52	V _{CCI}	V _{CCI}	V _{CCI}			
53	I/O	1/0	1/0			
54	NC	1/0	1/0			
55	I/O	1/0	1/0			
56	I/O	1/0	1/0			
57	NC	1/0	1/0			
58	I/O	1/0	1/0			
59	I/O	1/0	1/0			
60	I/O	1/0	1/0			
61	1/0	1/0	1/0			
62	1/0	1/0	I/O			
63	1/0	I/O	1/0			
64	PRB, I/O	PRB, I/O	PRB, I/O			
65	GND	GND	GND			
66	V _{CCA}	V _{CCA}	V _{CCA}			
67	V_{CCR}	V_{CCR}	V _{CCR}			
68	I/O	1/0	I/O			

176-Pin TQFP						
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function			
69	HCLK	HCLK	HCLK			
70	I/O	I/O	I/O			
71	I/O	1/0	I/O			
72	I/O	I/O	I/O			
73	I/O	I/O	I/O			
74	I/O	I/O	I/O			
75	I/O	I/O	I/O			
76	I/O	I/O	I/O			
77	I/O	I/O	I/O			
78	I/O	I/O	I/O			
79	NC	1/0	I/O			
80	I/O	1/0	I/O			
81	NC	1/0	I/O			
82	V _{CCI}	V _{CCI}	V _{CCI}			
83	I/O	I/O	I/O			
84	I/O	I/O	I/O			
85	I/O	1/0	I/O			
86	I/O	1/0	I/O			
87	TDO, I/O	TDO, I/O	TDO, I/O			
88	I/O	I/O	I/O			
89	GND	GND	GND			
90	NC	1/0	I/O			
91	NC	I/O	I/O			
92	I/O	I/O	I/O			
93	I/O	1/0	I/O			
94	I/O	I/O	I/O			
95	I/O	I/O	I/O			
96	I/O	I/O	I/O			
97	I/O	I/O	I/O			
98	V_{CCA}	V _{CCA}	V_{CCA}			
99	V _{CCI}	V _{CCI}	V _{CCI}			
100	I/O	I/O	I/O			
101	I/O	I/O	I/O			
102	I/O	1/0	I/O			

176-Pin TQFP							
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function				
103	1/0	1/0	I/O				
104	I/O	1/0	1/0				
105	I/O	1/0	1/0				
106	I/O	1/0	I/O				
107	I/O	I/O	1/0				
108	GND	GND	GND				
109	V_{CCA}	V_{CCA}	V_{CCA}				
110	GND	GND	GND				
111	I/O	I/O	1/0				
112	I/O	I/O	1/0				
113	I/O	I/O	I/O				
114	I/O	I/O	I/O				
115	I/O	I/O	1/0				
116	I/O	I/O	I/O				
117	I/O	I/O	I/O				
118	NC	I/O	1/0				
119	I/O	I/O	1/0				
120	NC	1/0	I/O				
121	NC	1/0	I/O				
122	V_{CCA}	V _{CCA}	V _{CCA}				
123	GND	GND	GND				
124	V _{CCI}	V _{CCI}	V _{CCI}				
125	I/O	I/O	1/0				
126	I/O	I/O	1/0				
127	I/O	I/O	1/0				
128	I/O	I/O	1/0				
129	I/O	I/O	1/0				
130	1/0	I/O	1/0				
131	NC	I/O	I/O				
132	NC	I/O	1/0				
133	GND	GND	GND				
134	I/O	I/O	I/O				
135	I/O	I/O	I/O				
136	I/O	1/0	I/O				

2-12 v3.2



176-Pin TQFP			
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function
137	I/O	I/O	I/O
138	I/O	I/O	I/O
139	I/O	I/O	I/O
140	V _{CCI}	V _{CCI}	V _{CCI}
141	I/O	I/O	1/0
142	I/O	I/O	I/O
143	I/O	I/O	1/0
144	I/O	I/O	I/O
145	I/O	I/O	1/0
146	I/O	I/O	1/0
147	I/O	I/O	I/O
148	I/O	I/O	I/O
149	I/O	I/O	1/0
150	I/O	I/O	I/O
151	I/O	I/O	I/O
152	CLKA	CLKA	CLKA
153	CLKB	CLKB	CLKB
154	V_{CCR}	V_{CCR}	V_{CCR}
155	GND	GND	GND
156	V _{CCA}	V_{CCA}	V _{CCA}

176-Pin TQFP			
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function
157	PRA, I/O	PRA, I/O	PRA, I/O
158	I/O	I/O	1/0
159	I/O	I/O	1/0
160	I/O	I/O	1/0
161	I/O	I/O	1/0
162	I/O	I/O	1/0
163	I/O	I/O	1/0
164	I/O	I/O	1/0
165	I/O	I/O	1/0
166	I/O	I/O	1/0
167	I/O	I/O	1/0
168	NC	I/O	1/0
169	V _{CCI}	V _{CCI}	V _{CCI}
170	I/O	I/O	1/0
171	NC	I/O	1/0
172	NC	I/O	1/0
173	NC	I/O	I/O
174	I/O	I/O	1/0
175	I/O	I/O	1/0
176	TCK, I/O	TCK, I/O	TCK, I/O

100-Pin VQFP




Figure 2-5 • 100-Pin VQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

2-14 v3.2

313-Pin PBGA




Figure 2-6 • 313-Pin PBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

2-16 v3.2



313-Pin PBGA		
Pin	A54SX32	
Number	Function	
A1	GND	
A3	NC	
A5	1/0	
A7	1/0	
A9	1/0	
A11	1/0	
A13	V_{CCR}	
A15	I/O	
A17	1/0	
A19	1/0	
A21	I/O	
A23	NC	
A25	GND	
AA1	I/O	
AA3	I/O	
AA5	NC	
AA7	I/O	
AA9	NC	
AA11	I/O	
AA13	1/0	
AA15	I/O	
AA17	1/0	
AA19	I/O	
AA21	1/0	
AA23	NC	
AA25	I/O	
AB2	NC	
AB4	NC	
AB6	1/0	
AB8	I/O	
AB10	1/0	
AB12	I/O	
AB14	1/0	
AB16	1/0	
AB18	V _{CCI}	
AB20	NC	
AB22	I/O	
AB24	I/O	
AC1	I/O	
AC3	I/O	

313-Pin PBGA		
Pin Number	A54SX32 Function	
AC5	I/O	
AC7	I/O	
AC9	I/O	
AC11	I/O	
AC13	V_{CCR}	
AC15	I/O	
AC17	I/O	
AC19	I/O	
AC21	1/0	
AC23	1/0	
AC25	NC	
AD2	GND	
AD4	I/O	
AD6	V _{CCI}	
AD8	1/0	
AD10	I/O	
AD12	PRB, I/O	
AD14	I/O	
AD16	I/O	
AD18	I/O	
AD20	I/O	
AD22	NC	
AD24	I/O	
AE1	NC	
AE3	I/O	
AE5	I/O	
AE7	I/O	
AE9	I/O	
AE11	I/O	
AE13	V _{CCA}	
AE15	1/0	
AE17	I/O	
AE19	I/O	
AE21	1/0	
AE23	TDO, I/O	
AE25	GND	
B2	TCK, I/O	
B4	1/0	
B6	1/0	
B8	1/0	

313-Pin PBGA		
Pin	A54SX32	
Number	Function	
B10	I/O	
B12	I/O	
B14	I/O	
B16	I/O	
B18	I/O	
B20	I/O	
B22	I/O	
B24	I/O	
C1	TDI, I/O	
C3	I/O	
C5	NC	
C7	I/O	
C9	I/O	
C11	I/O	
C13	V_{CCI}	
C15	I/O	
C17	I/O	
C19	V _{CCI}	
C21	I/O	
C23	I/O	
C25	NC	
D2	I/O	
D4	NC	
D6	I/O	
D8	I/O	
D10	I/O	
D12	I/O	
D14	I/O	
D16	I/O	
D18	I/O	
D20	I/O	
D22	I/O	
D24	NC	
E1	I/O	
E3	NC	
E5	I/O	
E7	I/O	
E9	I/O	
E11	I/O	
E13	V_{CCA}	

313-Pin PBGA		
Pin	A54SX32	
Number	Function	
E15	I/O	
E17	I/O	
E19	I/O	
E21	I/O	
E23	I/O	
E25	I/O	
F2	I/O	
F4	I/O	
F6	NC	
F8	I/O	
F10	NC	
F12	I/O	
F14	I/O	
F16	NC	
F18	I/O	
F20	I/O	
F22	I/O	
F24	I/O	
G1	I/O	
G3	TMS	
G5	I/O	
G7	I/O	
G9	V _{CCI}	
G11	I/O	
G13	CLKB	
G15	I/O	
G17	I/O	
G19	I/O	
G21	I/O	
G23	I/O	
G25	I/O	
H2	1/0	
H4	1/0	
H6	1/0	
H8	I/O	
H10	I/O	
H12	PRA, I/O	
H14	1/0	
H16	I/O	
H18	NC	
ПО	IVC	



329-Pin PBGA		
Pin	A54SX32	
Number	Function	
D3	I/O	
D4	TCK, I/O	
D5	I/O	
D6	I/O	
D7	I/O	
D8	I/O	
D9	I/O	
D10	I/O	
D11	V _{CCA}	
D12	V_{CCR}	
D13	I/O	
D14	I/O	
D15	I/O	
D16	I/O	
D17	I/O	
D18	I/O	
D19	I/O	
D20	I/O	
D21	I/O	
D22	I/O	
D23	I/O	
E1	V _{CCI}	
E2	I/O	
E3	I/O	
E4	I/O	
E20	I/O	
E21	I/O	
E22	I/O	
E23	I/O	
F1	I/O	
F2	TMS	
F3	I/O	
F4	I/O	
F20	I/O	
F21	I/O	

329-Pin PBGA		
Pin A54SX32		
Number	Function	
F22	1/0	
F23	1/0	
G1	I/O	
G2	I/O	
G3	I/O	
G4	1/0	
G20	1/0	
G21	1/0	
G22	1/0	
G23	GND	
H1	1/0	
H2	1/0	
Н3	1/0	
H4	1/0	
H20	V _{CCA}	
H21	1/0	
H22	1/0	
H23	1/0	
J1	NC	
J2	I/O	
J3	1/0	
J4	I/O	
J20	1/0	
J21	1/0	
J22	I/O	
J23	1/0	
K1	I/O	
K2	I/O	
K3	1/0	
K4	I/O	
K10	GND	
K11	GND	
K12	GND	
K13	GND	
1/4 4	CNID	

K14

GND

329-Pin PBGA		
Pin A54SX32		
Number	Function	
K20	1/0	
K21	1/0	
K22	I/O	
K23	I/O	
L1	I/O	
L2	I/O	
L3	I/O	
L4	V_{CCR}	
L10	GND	
L11	GND	
L12	GND	
L13	GND	
L14	GND	
L20	V_{CCR}	
L21	I/O	
L22	I/O	
L23	NC	
M1	I/O	
M2	I/O	
M3	I/O	
M4	V_{CCA}	
M10	GND	
M11	GND	
M12	GND	
M13	GND	
M14	GND	
M20	V_{CCA}	
M21	I/O	
M22	I/O	
M23	V _{CCI}	
N1	I/O	
N2	I/O	
N3	I/O	
N4	I/O	
N10	GND	

329-Pin PBGA		
Pin Number	A54SX32 Function	
N11	GND	
N12	GND	
N13	GND	
N14	GND	
N20	NC	
N21	I/O	
N22	I/O	
N23	I/O	
P1	I/O	
P2	I/O	
Р3	I/O	
P4	I/O	
P10	GND	
P11	GND	
P12	GND	
P13	GND	
P14	GND	
P20	1/0	
P21	1/0	
P22	I/O	
P23	I/O	
R1	I/O	
R2	I/O	
R3	1/0	
R4	I/O	
R20	I/O	
R21	I/O	
R22	I/O	
R23	I/O	
T1	I/O	
T2	I/O	
T3	I/O	
T4	I/O	
T20	I/O	
T21	I/O	

Actel and the Actel logo are registered trademarks of Actel Corporation.

All other trademarks are the property of their owners.



www.actel.com

Actel Corporation

2061 Stierlin Court Mountain View, CA 94043-4655 USA **Phone** 650.318.4200 **Fax** 650.318.4600

Actel Europe Ltd.

Dunlop House, Riverside Way Camberley, Surrey GU15 3YL United Kingdom

Phone +44 (0) 1276 401 450 **Fax** +44 (0) 1276 401 490

Actel Japan

www.jp.actel.com EXOS Ebisu Bldg. 4F 1-24-14 Ebisu Shibuya-ku Tokyo 150 Japan

Phone +81.03.3445.7671 **Fax** +81.03.3445.7668

Actel Hong Kong

www.actel.com.cn Suite 2114, Two Pacific Place 88 Queensway, Admiralty Hong Kong

Phone +852 2185 6460 **Fax** +852 2185 6488