

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details


E·XFI

| Details | |
|--------------------------------|--|
| Product Status | Obsolete |
| Number of LABs/CLBs | 768 |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | - |
| Number of I/O | 113 |
| Number of Gates | 12000 |
| Voltage - Supply | 3V ~ 3.6V, 4.75V ~ 5.25V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Package / Case | 144-LQFP |
| Supplier Device Package | 144-TQFP (20x20) |
| Purchase URL | https://www.e-xfl.com/product-detail/microsemi/a54sx08-tqg144i |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Ordering Information



Plastic Device Resources

| | User I/Os (including clock buffers) | | | | | | | | | | |
|----------|-------------------------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|--|--|--|
| Device | PLCC 84-Pin | VQFP 100-Pin | PQFP 208-Pin | TQFP 144-Pin | TQFP 176-Pin | PBGA 313-Pin | PBGA 329-Pin | FBGA 144-Pin | | | |
| A54SX08 | 69 | 81 | 130 | 113 | 128 | - | - | 111 | | | |
| A54SX16 | - | 81 | 175 | - | 147 | - | - | - | | | |
| A54SX16P | - | 81 | 175 | 113 | 147 | - | - | - | | | |
| A54SX32 | _ | _ | 174 | 113 | 147 | 249 | 249 | - | | | |

Note: Package Definitions (Consult your local Actel sales representative for product availability):

PLCC = Plastic Leaded Chip Carrier

PQFP = Plastic Quad Flat Pack

TQFP = Thin Quad Flat Pack

VQFP = Very Thin Quad Flat Pack

PBGA = Plastic Ball Grid Array

FBGA = Fine Pitch (1.0 mm) Ball Grid Array

SX Family FPGAs

The R-cell contains a flip-flop featuring asynchronous clear, asynchronous preset, and clock enable (using the S0 and S1 lines) control signals (Figure 1-2). The R-cell registers feature programmable clock polarity selectable on a register-by-register basis. This provides additional

flexibility while allowing mapping of synthesized functions into the SX FPGA. The clock source for the R-cell can be chosen from either the hardwired clock or the routed clock.




Figure 1-1 • SX Family Interconnect Elements




Figure 1-2 • R-Cell

The C-cell implements a range of combinatorial functions up to 5-inputs (Figure 1-3 on page 1-3). Inclusion of the DB input and its associated inverter function dramatically increases the number of combinatorial functions that can be implemented in a single module from 800 options in previous architectures to more than 4,000 in the SX architecture. An example of the improved flexibility enabled by the inversion capability is the ability to integrate a 3-input exclusive-OR function into a single C-cell. This facilitates construction of 9-bit parity-tree functions with 2 ns propagation delays. At the same time, the C-cell structure is extremely synthesis friendly, simplifying the overall design and reducing synthesis time.



DirectConnect is a horizontal routing resource that provides connections from a C-cell to its neighboring Rcell in a given SuperCluster. DirectConnect uses a hardwired signal path requiring no programmable interconnection to achieve its fast signal propagation time of less than 0.1 ns.

FastConnect enables horizontal routing between any two logic modules within a given SuperCluster and vertical routing with the SuperCluster immediately below it. Only one programmable connection is used in a FastConnect path, delivering maximum pin-to-pin propagation of 0.4 ns.

In addition to DirectConnect and FastConnect, the architecture makes use of two globally oriented routing resources known as segmented routing and high-drive routing. The Actel segmented routing structure provides a variety of track lengths for extremely fast routing between SuperClusters. The exact combination of track lengths and antifuses within each path is chosen by the 100 percent automatic place-and-route software to minimize signal propagation delays.

The Actel high-drive routing structure provides three clock networks. The first clock, called HCLK, is hardwired from the HCLK buffer to the clock select multiplexer (MUX) in each R-cell. This provides a fast propagation path for the clock signal, enabling the 3.7 ns clock-to-out (pin-to-pin) performance of the SX devices. The hardwired clock is tuned to provide clock skew as low as 0.25 ns. The remaining two clocks (CLKA, CLKB) are global clocks that can be sourced from external pins or from internal logic signals within the SX device.

Other Architectural Features

Technology

The Actel SX family is implemented on a high-voltage twin-well CMOS process using 0.35 μ design rules. The metal-to-metal antifuse is made up of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ("on" state) resistance of 25 Ω with a capacitance of 1.0 fF for low signal impedance.

Performance

The combination of architectural features described above enables SX devices to operate with internal clock frequencies exceeding 300 MHz, enabling very fast execution of even complex logic functions. Thus, the SX family is an optimal platform upon which to integrate the functionality previously contained in multiple CPLDs. In addition, designs that previously would have required a gate array to meet performance goals can now be integrated into an SX device with dramatic improvements in cost and time to market. Using timingdriven place-and-route tools, designers can achieve highly deterministic device performance. With SX devices, designers do not need to use complicated performance-enhancing design techniques such as the use of redundant logic to reduce fanout on critical nets or the instantiation of macros in HDL code to achieve high performance.

I/O Modules

Each I/O on an SX device can be configured as an input, an output, a tristate output, or a bidirectional pin.

Even without the inclusion of dedicated I/O registers, these I/Os, in combination with array registers, can achieve clock-to-out (pad-to-pad) timing as fast as 3.7 ns. I/O cells that have embedded latches and flip-flops require instantiation in HDL code; this is a design complication not encountered in SX FPGAs. Fast pin-to-pin timing ensures that the device will have little trouble interfacing with any other device in the system, which in turn enables parallel design of system components and reduces overall design time.

Power Requirements

The SX family supports 3.3 V operation and is designed to tolerate 5.0 V inputs. (Table 1-1). Power consumption is extremely low due to the very short distances signals are required to travel to complete a circuit. Power requirements are further reduced because of the small number of low-resistance antifuses in the path. The antifuse architecture does not require active circuitry to hold a charge (as do SRAM or EPROM), making it the lowest power architecture on the market.

| Dentes | | V | V | | Maniana Outrat Daire |
|-------------------------------|------------------|------------------|------------------|-------------------------|----------------------|
| Device | V _{CCA} | V _{CCI} | V _{CCR} | Maximum Input Tolerance | Maximum Output Drive |
| A54SX08 A54SX16 A54SX32 | 3.3 V | 3.3 V | 5.0 V | 5.0 V | 3.3 V |
| A54SX16-P* | 3.3 V | 3.3 V | 3.3 V | 3.3 V | 3.3 V |
| | 3.3 V | 3.3 V | 5.0 V | 5.0 V | 3.3 V |
| | 3.3 V | 5.0 V | 5.0 V | 5.0 V | 5.0 V |

Note: *A54SX16-P has three different entries because it is capable of both a 3.3 V and a 5.0 V drive.






Figure 1-8 • Probe Setup

Programming

Device programming is supported through Silicon Sculptor series of programmers. In particular, Silicon Sculptor II are compact, robust, single-site and multi-site device programmer for the PC.

With standalone software, Silicon Sculptor II allows concurrent programming of multiple units from the same PC, ensuring the fastest programming times possible. Each fuse is subsequently verified by Silicon Sculptor II to insure correct programming. In addition, integrity tests ensure that no extra fuses are programmed. Silicon Sculptor II also provides extensive hardware self-testing capability. The procedure for programming an SX device using Silicon Sculptor II are as follows:

- 1. Load the .AFM file
- 2. Select the device to be programmed
- 3. Begin programming

When the design is ready to go to production, Actel offers device volume-programming services either through distribution partners or via in-house programming from the factory.

For more details on programming SX devices, refer to the *Programming Antifuse Devices* application note and the *Silicon Sculptor II User's Guide*.

3.3 V / 5 V Operating Conditions *Table 1-3* • Absolute Maximum Ratings¹

| Symbol Parameter | | Limits | Units |
|-------------------------------|---|---------------|-------|
| V _{CCR} ² | DC Supply Voltage ³ | -0.3 to + 6.0 | V |
| V _{CCA} ² | DC Supply Voltage | -0.3 to + 4.0 | V |
| V _{CCI} ² | DC Supply Voltage (A54SX08, A54SX16, A54SX32) | -0.3 to + 4.0 | V |
| V _{CCI} ² | DC Supply Voltage (A54SX16P) | -0.3 to + 6.0 | V |
| VI | Input Voltage | -0.5 to + 5.5 | V |
| V _O | Output Voltage | -0.5 to + 3.6 | V |
| I _{IO} | I/O Source Sink Current ³ | -30 to + 5.0 | mA |
| T _{STG} | Storage Temperature | –65 to +150 | °C |

Notes:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the Recommended Operating Conditions.

2. V_{CCR} in the A54SX16P must be greater than or equal to V_{CCI} during power-up and power-down sequences and during normal operation.

3. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than V_{CC} + 0.5 V or less than GND – 0.5 V, the internal protection diodes will forward-bias and can draw excessive current.

A54SX16P DC Specifications (3.3 V PCI Operation)

| Symbol | Parameter | Condition | Min. | Max. | Units |
|--------------------|--|----------------------------|--------------------|--------------------|-------|
| V _{CCA} | Supply Voltage for Array | | 3.0 | 3.6 | V |
| V _{CCR} | Supply Voltage required for Internal Biasing | | 3.0 | 3.6 | V |
| V _{CCI} | Supply Voltage for I/Os | | 3.0 | 3.6 | V |
| V_{IH} | Input High Voltage | | 0.5V _{CC} | $V_{CC} + 0.5$ | V |
| V _{IL} | Input Low Voltage | | -0.5 | 0.3V _{CC} | V |
| I _{IPU} | Input Pull-up Voltage ¹ | | 0.7V _{CC} | | V |
| IIL | Input Leakage Current ² | $0 < V_{IN} < V_{CC}$ | | ±10 | μA |
| V _{OH} | Output High Voltage | I _{OUT} = –500 μA | 0.9V _{CC} | | V |
| V _{OL} | Output Low Voltage | I _{OUT} = 1500 μA | | 0.1V _{CC} | V |
| C _{IN} | Input Pin Capacitance ³ | | | 10 | pF |
| C _{CLK} | CLK Pin Capacitance | | 5 | 12 | pF |
| C _{IDSEL} | IDSEL Pin Capacitance ⁴ | | | 8 | pF |

Table 1-8 • A54SX16P DC Specifications (3.3 V PCI Operation)

Notes:

1. This specification should be guaranteed by design. It is the minimum voltage to which pull-up resistors are calculated to pull a floated network. Applications sensitive to static power utilization should assure that the input buffer is conducting minimum current at this input voltage.

2. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.

3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).

4. Lower capacitance on this input-only pin allows for non-resistive coupling to AD[xx].

SX Family FPGAs




Figure 1-10 shows the 3.3 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the A54SX16P device.

Voltage Out

Figure 1-10 • 3.3 V PCI Curve for A54SX16P Device

 $I_{OH} = (98.0/V_{CC}) \times (V_{OUT} - V_{CC}) \times (V_{OUT} + 0.4V_{CC})$ for V_{CC} > V_{OUT} > 0.7 V_{CC} $I_{OL} = (256/V_{CC}) \times V_{OUT} \times (V_{CC} - V_{OUT})$ for 0 V < V_{OUT} < 0.18 V_{CC}

EQ 1-3

EQ 1-4

Evaluating Power in SX Devices

A critical element of system reliability is the ability of electronic devices to safely dissipate the heat generated during operation. The thermal characteristics of a circuit depend on the device and package used, the operating temperature, the operating current, and the system's ability to dissipate heat.

You should complete a power evaluation early in the design process to help identify potential heat-related problems in the system and to prevent the system from exceeding the device's maximum allowed junction temperature.

The actual power dissipated by most applications is significantly lower than the power the package can dissipate. However, a thermal analysis should be performed for all projects. To perform a power evaluation, follow these steps:

- 1. Estimate the power consumption of the application.
- 2. Calculate the maximum power allowed for the device and package.
- 3. Compare the estimated power and maximum power values.

Estimating Power Consumption

The total power dissipation for the SX family is the sum of the DC power dissipation and the AC power dissipation. Use EQ 1-5 to calculate the estimated power consumption of your application.

$$P_{Total} = P_{DC} + P_{AC}$$

р

х

у

r₁

fn

fp

f_{s1}

DC Power Dissipation

The power due to standby current is typically a small component of the overall power. The Standby power is shown in Table 1-12 for commercial, worst-case conditions (70°C).

| Table 1-12 | • Sta | ndby Pov | ver |
|------------|-------|----------|-----|
|------------|-------|----------|-----|

| I _{cc} | V _{cc} | Power |
|-----------------|-----------------|---------|
| 4 mA | 3.6 V | 14.4 mW |

The DC power dissipation is defined in EO 1-6.

 $P_{DC} = (I_{standby}) \times V_{CCA} + (I_{standby}) \times V_{CCR} +$ $(I_{standbv}) \times V_{CCI} + xV_{OL} \times I_{OL} + y(V_{CCI} - V_{OH}) \times V_{OH}$

EQ 1-6

AC Power Dissipation

The power dissipation of the SX Family is usually dominated by the dynamic power dissipation. Dynamic power dissipation is a function of frequency, equivalent capacitance, and power supply voltage. The AC power dissipation is defined in EQ 1-7 and EQ 1-8.

EQ 1-7

 $P_{AC} = V_{CCA}^2 \times [(m \times C_{EOM} \times f_m)_{Module} +$ $(n \times C_{EOI} \times f_n)_{Input Buffer} + (p \times (C_{EOO} + C_L) \times f_p)_{Output Buffer} +$ $(0.5 \times (q_1 \times C_{EQCR} \times f_{q1}) + (r_1 \times f_{q1}))_{RCLKA} +$ $(0.5 \times (q2 \times CEQCR \times f_{q2}) + (r2 \times f_{q2}))RCLKB +$ $(0.5 \times (s_1 \times C_{EOHV} \times f_{s1}) + (C_{EOHF} \times f_{s1}))_{HCLK}]$

EQ 1-8

Definition of Terms Used in Formula

| m | = | Number of logic modules switching at f _m |
|---|---|---|
| n | = | Number of input buffers switching at f _p |

- = Number of input buffers switching at f_n
- Number of output buffers switching at fp =
- Number of clock loads on the first routed array q_1 clock
- Number of clock loads on the second routed array = q_2 clock
 - = Number of I/Os at logic low
 - Number of I/Os at logic high =
 - = Fixed capacitance due to first routed array clock
- Fixed capacitance due to second routed array = r₂ clock
- Number of clock loads on the dedicated array = **s**₁ clock

$$C_{EQM}$$
 = Equivalent capacitance of logic modules in pF

- Equivalent capacitance of input buffers in pF C_{EQI} =
- Equivalent capacitance of output buffers in pF $C_{EOO} =$
- Equivalent capacitance of routed array clock in pF $C_{EOCR} =$
- Variable capacitance of dedicated array clock $C_{EOHV} =$
- Fixed capacitance of dedicated array clock $C_{EOHF} =$
- C = Output lead capacitance in pF
- Average logic module switching rate in MHz fm =
 - = Average input buffer switching rate in MHz
 - = Average output buffer switching rate in MHz
- = Average first routed array clock rate in MHz f_{q1}
- Average second routed array clock rate in MHz f_{q2} =
 - = Average dedicated array clock rate in MHz

Figure 1-11 shows the characterized power dissipation numbers for the shift register design using frequencies ranging from 1 MHz to 200 MHz.




Figure 1-11 • Power Dissipation

Junction Temperature (T_J)

The temperature that you select in Designer Series software is the junction temperature, not ambient temperature. This is an important distinction because the heat generated from dynamic power consumption is usually hotter than the ambient temperature. Use the equation below to calculate junction temperature.

Junction Temperature =
$$\Delta T + T_a$$

Where:

 $T_a = Ambient Temperature$

 ΔT = Temperature gradient between junction (silicon) and ambient

 $\Delta T = \theta_{ja} \times P$

- P = Power calculated from Estimating Power Consumption section
- θ_{ja} = Junction to ambient of package. θ_{ja} numbers are located in the "Package Thermal Characteristics" section.

Package Thermal Characteristics

The device junction to case thermal characteristic is θ_{jc} , and the junction to ambient air characteristic is θ_{ja} . The thermal characteristics for θ_{ja} are shown with two different air flow rates.


The maximum junction temperature is 150 °C.


A sample calculation of the absolute maximum power dissipation allowed for a TQFP 176-pin package at commercial temperature and still air is as follows:

Maximum Power Allowed =
$$\frac{\text{Max. junction temp. (°C) - Max. ambient temp. (°C)}}{\theta_{ja}} = \frac{150^{\circ}\text{C} - 70^{\circ}\text{C}}{28^{\circ}\text{C/W}} = 2.86 \text{ W}$$


EQ 1-13

EQ 1-14












Figure 1-15 • Input Buffer Delays

Figure 1-16 • C-Cell Delays



Table 1-17 A54SX08 Timing Characteristics (Continued)

| (Worst-Case Commercial Conditions, | V _{CCR} = 4.75 V, V _{CC} | _{A,} V _{CCI} = 3.0 V, T _J = 70°C) |
|------------------------------------|--|--|
|------------------------------------|--|--|

| | | '-3' \$ | Speed | '-2' \$ | 5peed | '-1' \$ | 5peed | 'Std' Speed | | |
|---|---|---------|-------|---------|-------|---------|-------|-------------|------|-------|
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| Dedicated (Hardwired) Array Clock Network | | | | | | | | | | |
| t _{HCKH} | Input LOW to HIGH (pad to R-Cell input) | | 1.0 | | 1.1 | | 1.3 | | 1.5 | ns |
| t _{HCKL} | Input HIGH to LOW (pad to R-Cell input) | | 1.0 | | 1.2 | | 1.4 | | 1.6 | ns |
| t _{HPWH} | Minimum Pulse Width HIGH | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| t _{HPWL} | Minimum Pulse Width LOW | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| t _{HCKSW} | Maximum Skew | | 0.1 | | 0.2 | | 0.2 | | 0.2 | ns |
| t _{HP} | Minimum Period | 2.7 | | 3.1 | | 3.6 | | 4.2 | | ns |
| f _{HMAX} | Maximum Frequency | | 350 | | 320 | | 280 | | 240 | MHz |
| Routed Arra | ay Clock Networks | | | | | | | | | |
| t _{RCKH} | Input LOW to HIGH (light load) (pad to R-Cell input) | | 1.3 | | 1.5 | | 1.7 | | 2.0 | ns |
| t _{RCKL} | Input HIGH to LOW (light load) (pad to R-Cell Input) | | 1.4 | | 1.6 | | 1.8 | | 2.1 | ns |
| t _{RCKH} | Input LOW to HIGH (50% load) (pad to R-Cell input) | | 1.4 | | 1.7 | | 1.9 | | 2.2 | ns |
| t _{RCKL} | Input HIGH to LOW (50% load) (pad to R-Cell input) | | 1.5 | | 1.7 | | 2.0 | | 2.3 | ns |
| t _{RCKH} | Input LOW to HIGH (100% load) (pad to R-Cell input) | | 1.5 | | 1.7 | | 1.9 | | 2.2 | ns |
| t _{RCKL} | Input HIGH to LOW (100% load) (pad to R-Cell input) | | 1.5 | | 1.8 | | 2.0 | | 2.3 | ns |
| t _{RPWH} | Min. Pulse Width HIGH | 2.1 | | 2.4 | | 2.7 | | 3.2 | | ns |
| t _{RPWL} | Min. Pulse Width LOW | 2.1 | | 2.4 | | 2.7 | | 3.2 | | ns |
| t _{RCKSW} | Maximum Skew (light load) | | 0.1 | | 0.2 | | 0.2 | | 0.2 | ns |
| t _{RCKSW} | Maximum Skew (50% load) | | 0.3 | | 0.3 | | 0.4 | | 0.4 | ns |
| t _{RCKSW} | Maximum Skew (100% load) | | 0.3 | | 0.3 | | 0.4 | | 0.4 | ns |
| TTL Output | Module Timing1 | | | | | | | | | |
| t _{DLH} | Data-to-Pad LOW to HIGH | | 1.6 | | 1.9 | | 2.1 | | 2.5 | ns |
| t _{DHL} | Data-to-Pad HIGH to LOW | | 1.6 | | 1.9 | | 2.1 | | 2.5 | ns |
| t _{ENZL} | Enable-to-Pad, Z to L | | 2.1 | | 2.4 | | 2.8 | | 3.2 | ns |
| t _{ENZH} | Enable-to-Pad, Z to H | | 2.3 | | 2.7 | | 3.1 | | 3.6 | ns |
| t _{ENLZ} | Enable-to-Pad, L to Z | | 1.4 | | 1.7 | | 1.9 | | 2.2 | ns |

Note:

1. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

Table 1-18 A54SX16 Timing Characteristics (Continued)

| (Worst-Case Commercial Conditions, V | / _{CCR} = 4.75 V, V _{CC} | _{CA} ,V _{CCI} = 3.0 V, T _J = 70°C) |
|--------------------------------------|--|---|
|--------------------------------------|--|---|

| | | '-3' ! | Speed | '-2' : | Speed | '–1' Speed | | 'Std' Speed | | |
|--------------------|---|--------|-------|--------|-------|------------|------|-------------|------|-------|
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| Dedicated (| Hardwired) Array Clock Network | | | | | | | | | |
| t _{HCKH} | Input LOW to HIGH (pad to R-Cell input) | | 1.2 | | 1.4 | | 1.5 | | 1.8 | ns |
| t _{HCKL} | Input HIGH to LOW (pad to R-Cell input) | | 1.2 | | 1.4 | | 1.6 | | 1.9 | ns |
| t _{HPWH} | Minimum Pulse Width HIGH | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| t _{HPWL} | Minimum Pulse Width LOW | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| t _{HCKSW} | Maximum Skew | | 0.2 | | 0.2 | | 0.3 | | 0.3 | ns |
| t _{HP} | Minimum Period | 2.7 | | 3.1 | | 3.6 | | 4.2 | | ns |
| f _{HMAX} | Maximum Frequency | | 350 | | 320 | | 280 | | 240 | MHz |
| Routed Arra | ay Clock Networks | | | | | | | | | |
| t _{RCKH} | Input LOW to HIGH (light load) (pad to R-Cell input) | | 1.6 | | 1.8 | | 2.1 | | 2.5 | ns |
| t _{RCKL} | Input HIGH to LOW (light load) (pad to R-Cell input) | | 1.8 | | 2.0 | | 2.3 | | 2.7 | ns |
| t _{RCKH} | Input LOW to HIGH (50% load) (pad to R-Cell input) | | 1.8 | | 2.1 | | 2.5 | | 2.8 | ns |
| t _{RCKL} | Input HIGH to LOW (50% load) (pad to R-Cell input) | | 2.0 | | 2.2 | | 2.5 | | 3.0 | ns |
| t _{RCKH} | Input LOW to HIGH (100% load) (pad to R-Cell input) | | 1.8 | | 2.1 | | 2.4 | | 2.8 | ns |
| t _{RCKL} | Input HIGH to LOW (100% load) (pad to R-Cell input) | | 2.0 | | 2.2 | | 2.5 | | 3.0 | ns |
| t _{RPWH} | Min. Pulse Width HIGH | 2.1 | | 2.4 | | 2.7 | | 3.2 | | ns |
| t _{RPWL} | Min. Pulse Width LOW | 2.1 | | 2.4 | | 2.7 | | 3.2 | | ns |
| t _{RCKSW} | Maximum Skew (light load) | | 0.5 | | 0.5 | | 0.5 | | 0.7 | ns |
| t _{RCKSW} | Maximum Skew (50% load) | | 0.5 | | 0.6 | | 0.7 | | 0.8 | ns |
| t _{RCKSW} | Maximum Skew (100% load) | | 0.5 | | 0.6 | | 0.7 | | 0.8 | ns |
| TTL Output | Module Timing ³ | | | | | | | | | |
| t _{DLH} | Data-to-Pad LOW to HIGH | | 1.6 | | 1.9 | | 2.1 | | 2.5 | ns |
| t _{DHL} | Data-to-Pad HIGH to LOW | | 1.6 | | 1.9 | | 2.1 | | 2.5 | ns |
| t _{ENZL} | Enable-to-Pad, Z to L | | 2.1 | | 2.4 | | 2.8 | | 3.2 | ns |
| t _{ENZH} | Enable-to-Pad, Z to H | | 2.3 | | 2.7 | | 3.1 | | 3.6 | ns |
| t _{ENLZ} | Enable-to-Pad, L to Z | | 1.4 | | 1.7 | | 1.9 | | 2.2 | ns |
| t _{ENHZ} | Enable-to-Pad, H to Z | | 1.3 | | 1.5 | | 1.7 | | 2.0 | ns |

Notes:

1. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 35 pF loading, except t_{ENZL} and t_{ENZH} . For t_{ENZL} and t_{ENZH} , the loading is 5 pF.

A54SX16P Timing Characteristics

Table 1-19 • A54SX16P Timing Characteristics

(Worst-Case Commercial Conditions, V_{CCR} = 4.75 V, V_{CCA}, V_{CCI} = 3.0 V, T_J = 70°C)

| | | '–3' Speed | | '–2' Speed | | '-1' Speed | | 'Std' Speed | | |
|---------------------|--------------------------------------|------------|------|------------|------|------------|------|-------------|------|-------|
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| C-Cell Propa | agation Delays ¹ | | | | | | | | | |
| t _{PD} | Internal Array Module | | 0.6 | | 0.7 | | 0.8 | | 0.9 | ns |
| Predicted R | outing Delays ² | | | | | | | | | |
| t _{DC} | FO = 1 Routing Delay, Direct Connect | | 0.1 | | 0.1 | | 0.1 | | 0.1 | ns |
| t _{FC} | FO = 1 Routing Delay, Fast Connect | | 0.3 | | 0.4 | | 0.4 | | 0.5 | ns |
| t _{RD1} | FO = 1 Routing Delay | | 0.3 | | 0.4 | | 0.4 | | 0.5 | ns |
| t _{RD2} | FO = 2 Routing Delay | | 0.6 | | 0.7 | | 0.8 | | 0.9 | ns |
| t _{RD3} | FO = 3 Routing Delay | | 0.8 | | 0.9 | | 1.0 | | 1.2 | ns |
| t _{RD4} | FO = 4 Routing Delay | | 1.0 | | 1.2 | | 1.4 | | 1.6 | ns |
| t _{RD8} | FO = 8 Routing Delay | | 1.9 | | 2.2 | | 2.5 | | 2.9 | ns |
| t _{RD12} | FO = 12 Routing Delay | | 2.8 | | 3.2 | | 3.7 | | 4.3 | ns |
| R-Cell Timin | <u>.</u> 1g | | | | | | | | | |
| t _{RCO} | Sequential Clock-to-Q | | 0.9 | | 1.1 | | 1.3 | | 1.4 | ns |
| t _{CLR} | Asynchronous Clear-to-Q | | 0.5 | | 0.6 | | 0.7 | | 0.8 | ns |
| t _{PRESET} | Asynchronous Preset-to-Q | | 0.7 | | 0.8 | | 0.9 | | 1.0 | ns |
| t _{SUD} | Flip-Flop Data Input Set-Up | 0.5 | | 0.5 | | 0.7 | | 0.8 | | ns |
| t _{HD} | Flip-Flop Data Input Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{WASYN} | Asynchronous Pulse Width | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| Input Modu | le Propagation Delays | | | | | | | | | |
| t _{INYH} | Input Data Pad-to-Y HIGH | | 1.5 | | 1.7 | | 1.9 | | 2.2 | ns |
| t _{INYL} | Input Data Pad-to-Y LOW | | 1.5 | | 1.7 | | 1.9 | | 2.2 | ns |
| Predicted Ir | nput Routing Delays ² | | | | | | | | | |
| t _{IRD1} | FO = 1 Routing Delay | | 0.3 | | 0.4 | | 0.4 | | 0.5 | ns |
| t _{IRD2} | FO = 2 Routing Delay | | 0.6 | | 0.7 | | 0.8 | | 0.9 | ns |
| t _{IRD3} | FO = 3 Routing Delay | | 0.8 | | 0.9 | | 1.0 | | 1.2 | ns |
| t _{IRD4} | FO = 4 Routing Delay | | 1.0 | | 1.2 | | 1.4 | | 1.6 | ns |
| t _{IRD8} | FO = 8 Routing Delay | | 1.9 | | 2.2 | | 2.5 | | 2.9 | ns |
| t _{IRD12} | FO = 12 Routing Delay | | 2.8 | | 3.2 | | 3.7 | | 4.3 | ns |

Note:

1. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 10 pF loading.

| (Worst-Case Commercial Conditions, | $V_{CCR} = 4.75 V, V_{CC}$ | $C_A, V_{CCI} = 3.0 \text{ V}, \text{ T}_J = 70^{\circ}\text{C}$ |
|------------------------------------|----------------------------|--|
|------------------------------------|----------------------------|--|

| | | '-3' : | Speed | '-2' ! | Speed | '-1' : | '–1' Speed | | 'Std' Speed | |
|--------------------|---|--------|-------|--------|-------|--------|------------|------|-------------|-------|
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| Dedicated (| Hardwired) Array Clock Network | | | | | | | | | |
| t _{HCKH} | Input LOW to HIGH (pad to R-Cell input) | | 1.2 | | 1.4 | | 1.5 | | 1.8 | ns |
| t _{HCKL} | Input HIGH to LOW (pad to R-Cell input) | | 1.2 | | 1.4 | | 1.6 | | 1.9 | ns |
| t _{HPWH} | Minimum Pulse Width HIGH | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| t _{HPWL} | Minimum Pulse Width LOW | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| t _{HCKSW} | Maximum Skew | | 0.2 | | 0.2 | | 0.3 | | 0.3 | ns |
| t _{HP} | Minimum Period | 2.7 | | 3.1 | | 3.6 | | 4.2 | | ns |
| f _{HMAX} | Maximum Frequency | | 350 | | 320 | | 280 | | 240 | MHz |
| Routed Arra | ay Clock Networks | | | | | | | | | |
| t _{RCKH} | Input LOW to HIGH (light load) (pad to R-Cell input) | | 1.6 | | 1.8 | | 2.1 | | 2.5 | ns |
| t _{RCKL} | Input HIGH to LOW (Light Load) (pad to R-Cell input) | | 1.8 | | 2.0 | | 2.3 | | 2.7 | ns |
| t _{RCKH} | Input LOW to HIGH (50% load) (pad to R-Cell input) | | 1.8 | | 2.1 | | 2.5 | | 2.8 | ns |
| t _{RCKL} | Input HIGH to LOW (50% load) (pad to R-Cell input) | | 2.0 | | 2.2 | | 2.5 | | 3.0 | ns |
| t _{RCKH} | Input LOW to HIGH (100% load) (pad to R-Cell input) | | 1.8 | | 2.1 | | 2.4 | | 2.8 | ns |
| t _{RCKL} | Input HIGH to LOW (100% load) (pad to R-Cell input) | | 2.0 | | 2.2 | | 2.5 | | 3.0 | ns |
| t _{RPWH} | Min. Pulse Width HIGH | 2.1 | | 2.4 | | 2.7 | | 3.2 | | ns |
| t _{RPWL} | Min. Pulse Width LOW | 2.1 | | 2.4 | | 2.7 | | 3.2 | | ns |
| t _{RCKSW} | Maximum Skew (light load) | | 0.5 | | 0.5 | | 0.5 | | 0.7 | ns |
| t _{RCKSW} | Maximum Skew (50% load) | | 0.5 | | 0.6 | | 0.7 | | 0.8 | ns |
| t _{RCKSW} | Maximum Skew (100% load) | | 0.5 | | 0.6 | | 0.7 | | 0.8 | ns |
| TTL Output | Module Timing | | | | | | | | | |
| t _{DLH} | Data-to-Pad LOW to HIGH | | 2.4 | | 2.8 | | 3.1 | | 3.7 | ns |
| t _{DHL} | Data-to-Pad HIGH to LOW | | 2.3 | | 2.9 | | 3.2 | | 3.8 | ns |
| t _{ENZL} | Enable-to-Pad, Z to L | | 3.0 | | 3.4 | | 3.9 | | 4.6 | ns |
| t _{ENZH} | Enable-to-Pad, Z to H | | 3.3 | | 3.8 | | 4.3 | | 5.0 | ns |
| t _{ENLZ} | Enable-to-Pad, L to Z | | 2.3 | | 2.7 | | 3.0 | | 3.5 | ns |
| t _{ENHZ} | Enable-to-Pad, H to Z | | 2.8 | | 3.2 | | 3.7 | | 4.3 | ns |

Note:

1. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 10 pF loading.



208-Pin PQFP




Figure 2-2 • 208-Pin PQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

| | Actel | |
|---------|------------|--|
| 54SX Fa | mily FPGAs | |

| 208-Pin PQFP | | | 208-Pin PQFP | | | | | | |
|--------------|---------------------|----------------------------------|---------------------|------------|---------------------|----------------------------------|---------------------|--|--|
| Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function | Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function | | |
| 73 | NC | I/O | I/O | 109 | I/O | I/O | I/O | | |
| 74 | I/O | I/O | I/O | 110 | I/O | I/O | I/O | | |
| 75 | NC | I/O | I/O | 111 | I/O | I/O | I/O | | |
| 76 | PRB, I/O | PRB, I/O | PRB, I/O | 112 | I/O | I/O | I/O | | |
| 77 | GND | GND | GND | 113 | I/O | I/O | I/O | | |
| 78 | V _{CCA} | V _{CCA} | V _{CCA} | 114 | V _{CCA} | V _{CCA} | V _{CCA} | | |
| 79 | GND | GND | GND | 115 | V _{CCI} | V _{CCI} | V _{CCI} | | |
| 80 | V _{CCR} | V _{CCR} | V _{CCR} | 116 | NC | I/O | I/O | | |
| 81 | I/O | I/O | I/O | 117 | I/O | I/O | I/O | | |
| 82 | HCLK | HCLK | HCLK | 118 | I/O | I/O | I/O | | |
| 83 | I/O | I/O | I/O | 119 | NC | I/O | I/O | | |
| 84 | I/O | I/O | I/O | 120 | I/O | I/O | I/O | | |
| 85 | NC | I/O | I/O | 121 | I/O | I/O | I/O | | |
| 86 | I/O | I/O | I/O | 122 | NC | I/O | I/O | | |
| 87 | I/O | I/O | I/O | 123 | I/O | I/O | I/O | | |
| 88 | NC | I/O | I/O | 124 | I/O | I/O | I/O | | |
| 89 | I/O | I/O | I/O | 125 | NC | I/O | I/O | | |
| 90 | I/O | I/O | I/O | 126 | I/O | I/O | I/O | | |
| 91 | NC | I/O | I/O | 127 | I/O | I/O | I/O | | |
| 92 | I/O | I/O | I/O | 128 | I/O | I/O | I/O | | |
| 93 | I/O | I/O | I/O | 129 | GND | GND | GND | | |
| 94 | NC | I/O | I/O | 130 | V _{CCA} | V _{CCA} | V _{CCA} | | |
| 95 | I/O | I/O | I/O | 131 | GND | GND | GND | | |
| 96 | I/O | I/O | I/O | 132 | V _{CCR} | V _{CCR} | V _{CCR} | | |
| 97 | NC | I/O | I/O | 133 | I/O | I/O | I/O | | |
| 98 | V _{CCI} | V _{CCI} | V _{CCI} | 134 | I/O | I/O | I/O | | |
| 99 | I/O | I/O | I/O | 135 | NC | I/O | I/O | | |
| 100 | I/O | I/O | I/O | 136 | I/O | I/O | I/O | | |
| 101 | I/O | I/O | I/O | 137 | I/O | I/O | I/O | | |
| 102 | I/O | I/O | I/O | 138 | NC | I/O | I/O | | |
| 103 | TDO, I/O | TDO, I/O | TDO, I/O | 139 | I/O | I/O | I/O | | |
| 104 | I/O | I/O | I/O | 140 | I/O | I/O | I/O | | |
| 105 | GND | GND | GND | 141 | NC | I/O | I/O | | |
| 106 | NC | I/O | I/O | 142 | I/O | I/O | I/O | | |
| 107 | I/O | I/O | I/O | 143 | NC | I/O | I/O | | |
| 108 | NC | I/O | I/O | 144 | I/O | I/O | I/O | | |

Note: * Note that Pin 65 in the A54SX32—PQ208 is a no connect (NC).



| | 176-Pi | n TQFP | |
|------------|---------------------|----------------------------------|---------------------|
| Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function |
| 1 | GND | GND | GND |
| 2 | TDI, I/O | TDI, I/O | TDI, I/O |
| 3 | NC | I/O | I/O |
| 4 | I/O | I/O | I/O |
| 5 | I/O | I/O | I/O |
| 6 | I/O | I/O | I/O |
| 7 | I/O | I/O | I/O |
| 8 | I/O | I/O | I/O |
| 9 | I/O | I/O | I/O |
| 10 | TMS | TMS | TMS |
| 11 | V _{CCI} | V _{CCI} | V _{CCI} |
| 12 | NC | I/O | I/O |
| 13 | I/O | I/O | I/O |
| 14 | I/O | I/O | I/O |
| 15 | I/O | I/O | I/O |
| 16 | I/O | I/O | I/O |
| 17 | I/O | I/O | I/O |
| 18 | I/O | I/O | I/O |
| 19 | I/O | I/O | I/O |
| 20 | I/O | I/O | I/O |
| 21 | GND | GND | GND |
| 22 | V_{CCA} | V _{CCA} | V _{CCA} |
| 23 | GND | GND | GND |
| 24 | I/O | I/O | I/O |
| 25 | I/O | I/O | I/O |
| 26 | I/O | I/O | I/O |
| 27 | I/O | I/O | I/O |
| 28 | I/O | I/O | I/O |
| 29 | I/O | I/O | I/O |
| 30 | I/O | I/O | I/O |
| 31 | I/O | I/O | I/O |
| 32 | V _{CCI} | V _{CCI} | V _{CCI} |
| 33 | V _{CCA} | V _{CCA} | V _{CCA} |
| 34 | I/O | I/O | I/O |

| 176-Pin TQFP | | | | | | |
|--------------|---------------------|----------------------------------|---------------------|--|--|--|
| Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function | | | |
| 35 | I/O | I/O | I/O | | | |
| 36 | I/O | I/O | I/O | | | |
| 37 | I/O | I/O | I/O | | | |
| 38 | I/O | I/O | I/O | | | |
| 39 | I/O | I/O | I/O | | | |
| 40 | NC | I/O | I/O | | | |
| 41 | I/O | I/O | I/O | | | |
| 42 | NC | I/O | I/O | | | |
| 43 | I/O | I/O | I/O | | | |
| 44 | GND | GND | GND | | | |
| 45 | I/O | I/O | I/O | | | |
| 46 | I/O | I/O | I/O | | | |
| 47 | I/O | I/O | I/O | | | |
| 48 | I/O | I/O | I/O | | | |
| 49 | I/O | I/O | I/O | | | |
| 50 | I/O | I/O | I/O | | | |
| 51 | I/O | I/O | I/O | | | |
| 52 | V _{CCI} | V _{CCI} | V _{CCI} | | | |
| 53 | I/O | I/O | I/O | | | |
| 54 | NC | I/O | I/O | | | |
| 55 | I/O | I/O | I/O | | | |
| 56 | I/O | I/O | I/O | | | |
| 57 | NC | I/O | I/O | | | |
| 58 | I/O | I/O | I/O | | | |
| 59 | I/O | I/O | I/O | | | |
| 60 | I/O | I/O | I/O | | | |
| 61 | I/O | I/O | I/O | | | |
| 62 | I/O | I/O | I/O | | | |
| 63 | I/O | I/O | I/O | | | |
| 64 | PRB, I/O | PRB, I/O | PRB, I/O | | | |
| 65 | GND | GND | GND | | | |
| 66 | V _{CCA} | V _{CCA} | V _{CCA} | | | |
| 67 | V _{CCR} | V _{CCR} | V _{CCR} | | | |
| 68 | I/O | I/O | I/O | | | |

54SX Family FPGAs

| 176-Pin TQFP | | | | 176-Pin TQFP | | | | | |
|--------------|---------------------|----------------------------------|---------------------|--------------|---------------------|----------------------------------|---------------------|--|--|
| Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function | Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function | | |
| 69 | HCLK | HCLK | HCLK | 103 | I/O | I/O | I/O | | |
| 70 | I/O | I/O | I/O | 104 | I/O | I/O | I/O | | |
| 71 | I/O | I/O | I/O | 105 | I/O | I/O | I/O | | |
| 72 | I/O | I/O | I/O | 106 | I/O | I/O | I/O | | |
| 73 | I/O | I/O | I/O | 107 | I/O | I/O | I/O | | |
| 74 | I/O | I/O | I/O | 108 | GND | GND | GND | | |
| 75 | I/O | I/O | I/O | 109 | V _{CCA} | V _{CCA} | V _{CCA} | | |
| 76 | I/O | I/O | I/O | 110 | GND | GND | GND | | |
| 77 | I/O | I/O | I/O | 111 | I/O | I/O | I/O | | |
| 78 | I/O | I/O | I/O | 112 | I/O | I/O | I/O | | |
| 79 | NC | I/O | I/O | 113 | I/O | I/O | I/O | | |
| 80 | I/O | I/O | I/O | 114 | I/O | I/O | I/O | | |
| 81 | NC | I/O | I/O | 115 | I/O | I/O | I/O | | |
| 82 | V _{CCI} | V _{CCI} | V _{CCI} | 116 | I/O | I/O | I/O | | |
| 83 | I/O | I/O | I/O | 117 | I/O | I/O | I/O | | |
| 84 | I/O | I/O | I/O | 118 | NC | I/O | I/O | | |
| 85 | I/O | I/O | I/O | 119 | I/O | I/O | I/O | | |
| 86 | I/O | I/O | I/O | 120 | NC | I/O | I/O | | |
| 87 | TDO, I/O | TDO, I/O | TDO, I/O | 121 | NC | I/O | I/O | | |
| 88 | I/O | I/O | I/O | 122 | V _{CCA} | V _{CCA} | V _{CCA} | | |
| 89 | GND | GND | GND | 123 | GND | GND | GND | | |
| 90 | NC | I/O | I/O | 124 | V _{CCI} | V _{CCI} | V _{CCI} | | |
| 91 | NC | I/O | I/O | 125 | I/O | I/O | I/O | | |
| 92 | I/O | I/O | I/O | 126 | I/O | I/O | I/O | | |
| 93 | I/O | I/O | I/O | 127 | I/O | I/O | I/O | | |
| 94 | I/O | I/O | I/O | 128 | I/O | I/O | I/O | | |
| 95 | I/O | I/O | I/O | 129 | I/O | I/O | I/O | | |
| 96 | I/O | I/O | I/O | 130 | I/O | I/O | I/O | | |
| 97 | I/O | I/O | I/O | 131 | NC | I/O | I/O | | |
| 98 | V _{CCA} | V _{CCA} | V _{CCA} | 132 | NC | I/O | I/O | | |
| 99 | V _{CCI} | V _{CCI} | V _{CCI} | 133 | GND | GND | GND | | |
| 100 | I/O | I/O | I/O | 134 | I/O | I/O | I/O | | |
| 101 | I/O | I/O | I/O | 135 | I/O | I/O | I/O | | |
| 102 | I/O | I/O | I/O | 136 | I/O | I/O | I/O | | |

| | 100-Pin VQF | P |
|---------------|---------------------|----------------------------------|
| Pin Number | A54SX08 Function | A54SX16, A54SX16P Function |
| 1 | GND | GND |
| 2 | TDI, I/O | TDI, I/O |
| 3 | I/O | I/O |
| 4 | I/O | I/O |
| 5 | I/O | I/O |
| 6 | I/O | I/O |
| 7 | TMS | TMS |
| 8 | V _{CCI} | V _{CCI} |
| 9 | GND | GND |
| 10 | I/O | I/O |
| 11 | I/O | I/O |
| 12 | I/O | I/O |
| 13 | I/O | I/O |
| 14 | I/O | I/O |
| 15 | I/O | I/O |
| 16 | I/O | I/O |
| 17 | I/O | I/O |
| 18 | I/O | I/O |
| 19 | I/O | I/O |
| 20 | V _{CCI} | V _{CCI} |
| 21 | I/O | I/O |
| 22 | I/O | I/O |
| 23 | I/O | I/O |
| 24 | I/O | I/O |
| 25 | I/O | I/O |
| 26 | I/O | I/O |
| 27 | I/O | I/O |
| 28 | I/O | I/O |
| 29 | I/O | I/O |
| 30 | I/O | I/O |
| 31 | I/O | I/O |
| 32 | I/O | I/O |
| 33 | I/O | I/O |
| 34 | PRB, I/O | PRB, I/O |

| 100-Pin VQFP | | | | | | | |
|---------------|---------------------|----------------------------------|--|--|--|--|--|
| Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | | | | | |
| 35 | V _{CCA} | V _{CCA} | | | | | |
| 36 | GND | GND | | | | | |
| 37 | V _{CCR} | V _{CCR} | | | | | |
| 38 | I/O | I/O | | | | | |
| 39 | HCLK | HCLK | | | | | |
| 40 | I/O | I/O | | | | | |
| 41 | I/O | I/O | | | | | |
| 42 | I/O | I/O | | | | | |
| 43 | I/O | I/O | | | | | |
| 44 | V _{CCI} | V _{CCI} | | | | | |
| 45 | I/O | I/O | | | | | |
| 46 | I/O | I/O | | | | | |
| 47 | I/O | I/O | | | | | |
| 48 | I/O | I/O | | | | | |
| 49 | TDO, I/O | TDO, I/O | | | | | |
| 50 | I/O | I/O | | | | | |
| 51 | GND | GND | | | | | |
| 52 | I/O | I/O | | | | | |
| 53 | I/O | I/O | | | | | |
| 54 | I/O | I/O | | | | | |
| 55 | I/O | I/O | | | | | |
| 56 | I/O | I/O | | | | | |
| 57 | V _{CCA} | V _{CCA} | | | | | |
| 58 | V _{CCI} | V _{CCI} | | | | | |
| 59 | I/O | I/O | | | | | |
| 60 | I/O | I/O | | | | | |
| 61 | I/O | I/O | | | | | |
| 62 | I/O | I/O | | | | | |
| 63 | I/O | I/O | | | | | |
| 64 | I/O | I/O | | | | | |
| 65 | I/O | I/O | | | | | |
| 66 | I/O | I/O | | | | | |
| 67 | V _{CCA} | V _{CCA} | | | | | |
| 68 | GND | GND | | | | | |

| 100-Pin VQFP | | | | | | |
|---------------|---------------------|----------------------------------|--|--|--|--|
| Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | | | | |
| 69 | GND | GND | | | | |
| 70 | I/O | I/O | | | | |
| 71 | I/O | I/O | | | | |
| 72 | I/O | I/O | | | | |
| 73 | I/O | I/O | | | | |
| 74 | I/O | I/O | | | | |
| 75 | I/O | I/O | | | | |
| 76 | I/O | I/O | | | | |
| 77 | I/O | I/O | | | | |
| 78 | I/O | I/O | | | | |
| 79 | I/O | I/O | | | | |
| 80 | I/O | I/O | | | | |
| 81 | I/O | I/O | | | | |
| 82 | V _{CCI} | V _{CCI} | | | | |
| 83 | I/O | I/O | | | | |
| 84 | I/O | I/O | | | | |
| 85 | I/O | I/O | | | | |
| 86 | I/O | I/O | | | | |
| 87 | CLKA | CLKA | | | | |
| 88 | CLKB | CLKB | | | | |
| 89 | V _{CCR} | V _{CCR} | | | | |
| 90 | V _{CCA} | V _{CCA} | | | | |
| 91 | GND | GND | | | | |
| 92 | PRA, I/O | PRA, I/O | | | | |
| 93 | I/O | I/O | | | | |
| 94 | I/O | I/O | | | | |
| 95 | I/O | I/O | | | | |
| 96 | I/O | I/O | | | | |
| 97 | I/O | I/O | | | | |
| 98 | I/O | I/O | | | | |
| 99 | I/O | I/O | | | | |
| 100 | TCK, I/O | TCK, I/O | | | | |

Actel

54SX Family FPGAs



| 329-Pin PBGA | | 329-Pin PBGA | | 329-Pi | n PBGA | 329-Pi | n PBGA |
|---------------|---------------------|---------------|---------------------|---------------|---------------------|---------------|---------------------|
| Pin Number | A54SX32 Function | Pin Number | A54SX32 Function | Pin Number | A54SX32 Function | Pin Number | A54SX32 Function |
| D3 | I/O | F22 | I/O | K20 | I/O | N11 | GND |
| D4 | TCK, I/O | F23 | I/O | K21 | I/O | N12 | GND |
| D5 | I/O | G1 | I/O | K22 | I/O | N13 | GND |
| D6 | I/O | G2 | I/O | K23 | I/O | N14 | GND |
| D7 | I/O | G3 | I/O | L1 | I/O | N20 | NC |
| D8 | I/O | G4 | I/O | L2 | I/O | N21 | I/O |
| D9 | I/O | G20 | I/O | L3 | I/O | N22 | I/O |
| D10 | I/O | G21 | I/O | L4 | V _{CCR} | N23 | I/O |
| D11 | V _{CCA} | G22 | I/O | L10 | GND | P1 | I/O |
| D12 | V _{CCR} | G23 | GND | L11 | GND | P2 | I/O |
| D13 | I/O | H1 | I/O | L12 | GND | Р3 | I/O |
| D14 | I/O | H2 | I/O | L13 | GND | P4 | I/O |
| D15 | I/O | H3 | I/O | L14 | GND | P10 | GND |
| D16 | I/O | H4 | I/O | L20 | V _{CCR} | P11 | GND |
| D17 | I/O | H20 | V _{CCA} | L21 | I/O | P12 | GND |
| D18 | I/O | H21 | I/O | L22 | I/O | P13 | GND |
| D19 | I/O | H22 | I/O | L23 | NC | P14 | GND |
| D20 | I/O | H23 | I/O | M1 | I/O | P20 | I/O |
| D21 | I/O | J1 | NC | M2 | I/O | P21 | I/O |
| D22 | I/O | J2 | I/O | M3 | I/O | P22 | I/O |
| D23 | I/O | J3 | I/O | M4 | V _{CCA} | P23 | I/O |
| E1 | V _{CCI} | J4 | I/O | M10 | GND | R1 | I/O |
| E2 | I/O | J20 | I/O | M11 | GND | R2 | I/O |
| E3 | I/O | J21 | I/O | M12 | GND | R3 | I/O |
| E4 | I/O | J22 | I/O | M13 | GND | R4 | I/O |
| E20 | I/O | J23 | I/O | M14 | GND | R20 | I/O |
| E21 | I/O | K1 | I/O | M20 | V _{CCA} | R21 | I/O |
| E22 | I/O | K2 | I/O | M21 | I/O | R22 | I/O |
| E23 | I/O | К3 | I/O | M22 | I/O | R23 | I/O |
| F1 | I/O | K4 | I/O | M23 | V _{CCI} | T1 | I/O |
| F2 | TMS | K10 | GND | N1 | I/O | T2 | I/O |
| F3 | I/O | K11 | GND | N2 | I/O | T3 | I/O |
| F4 | I/O | K12 | GND | N3 | I/O | T4 | I/O |
| F20 | I/O | K13 | GND | N4 | I/O | T20 | I/O |
| F21 | I/O | K14 | GND | N10 | GND | T21 | I/O |

Datasheet Information

List of Changes

The following table lists critical changes that were made in the current version of the document.

| Previous Version | Changes in Current Version (v3.2) | Page | |
|-------------------------|--|------|--|
| v3.1 | The "Ordering Information" was updated to include RoHS information. | | |
| (June 2003) | The Product Plan was removed since all products have been released. | | |
| | Information concerning the TRST pin in the "Probe Circuit Control Pins" section was removed. | | |
| | The "Dedicated Test Mode" section is new. | | |
| | The "Programming" section is new. | 1-7 | |
| | A note was added to the "Power-Up Sequencing" table. | 1-15 | |
| | A note was added to the "Power-Down Sequencing" table. The 3.3 V comments were updated for the following devices: A54SX08, A54SX16, A54SX32. | 1-15 | |
| | U11 and U13 were added to the "313-Pin PBGA" table. | 2-17 | |
| v3.0.1 | Storage temperature in Table 1-3 was updated. | 1-7 | |
| | Table 1-1 was updated. | 1-5 | |

Datasheet Categories

In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Datasheet Supplement." The definitions of these categories are as follows:

Product Brief

The product brief is a summarized version of a datasheet (advanced or production) containing general product information. This brief gives an overview of specific device and family information.

Advanced

This datasheet version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

Unmarked (production)

This datasheet version contains information that is considered to be final.

Datasheet Supplement

The datasheet supplement gives specific device information for a derivative family that differs from the general family datasheet. The supplement is to be used in conjunction with the datasheet to obtain more detailed information and for specifications that do not differ between the two families.

International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR)

The products described in this datasheet are subject to the International Traffic in Arms Regulations (ITAR) or the Export Administration Regulations (EAR). They may require an approved export license prior to their export. An export can include a release or disclosure to a foreign national inside or outside the United States.