

Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.


Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 768 |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | - |
| Number of I/O | 128 |
| Number of Gates | 12000 |
| Voltage - Supply | 3V ~ 3.6V, 4.75V ~ 5.25V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Package / Case | 176-LQFP |
| Supplier Device Package | 176-TQFP (24x24) |
| Purchase URL | https://www.e-xfl.com/product-detail/microsemi/a54sx08-tqg176 |

Ordering Information



Plastic Device Resources

| Device | User I/Os (including clock buffers) | | | | | | | |
|----------|-------------------------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| | PLCC 84-Pin | VQFP 100-Pin | PQFP 208-Pin | TQFP 144-Pin | TQFP 176-Pin | PBGA 313-Pin | PBGA 329-Pin | FBGA 144-Pin |
| A54SX08 | 69 | 81 | 130 | 113 | 128 | — | — | 111 |
| A54SX16 | — | 81 | 175 | — | 147 | — | — | — |
| A54SX16P | — | 81 | 175 | 113 | 147 | — | — | — |
| A54SX32 | — | — | 174 | 113 | 147 | 249 | 249 | — |

Note: Package Definitions (Consult your local Actel sales representative for product availability):

PLCC = Plastic Leaded Chip Carrier

PQFP = Plastic Quad Flat Pack

TQFP = Thin Quad Flat Pack

VQFP = Very Thin Quad Flat Pack

PBGA = Plastic Ball Grid Array

FBGA = Fine Pitch (1.0 mm) Ball Grid Array

Step 1: Define Terms Used in Formula

| | | |
|---|-------------------|-------|
| Module | V _{CCA} | 3.3 |
| Number of logic modules switching at f _m (Used 50%) | m | 264 |
| Average logic modules switching rate f _m (MHz) (Guidelines: f/10) | f _m | 20 |
| Module capacitance C _{EQM} (pF) | C _{EQM} | 4.0 |
| Input Buffer | | |
| Number of input buffers switching at f _n | n | 1 |
| Average input switching rate f _n (MHz) (Guidelines: f/5) | f _n | 40 |
| Input buffer capacitance C _{EQI} (pF) | C _{EQI} | 3.4 |
| Output Buffer | | |
| Number of output buffers switching at f _p | p | 1 |
| Average output buffers switching rate f _p (MHz) (Guidelines: f/10) | f _p | 20 |
| Output buffers buffer capacitance C _{EQO} (pF) | C _{EQO} | 4.7 |
| Output Load capacitance C _L (pF) | C _L | 35 |
| RCLKA | | |
| Number of Clock loads q ₁ | q ₁ | 528 |
| Capacitance of routed array clock (pF) | C _{EQCR} | 1.6 |
| Average clock rate (MHz) | f _{q1} | 200 |
| Fixed capacitance (pF) | r ₁ | 138 |
| RCLKB | | |
| Number of Clock loads q ₂ | q ₂ | 0 |
| Capacitance of routed array clock (pF) | C _{EQCR} | 1.6 |
| Average clock rate (MHz) | f _{q2} | 0 |
| Fixed capacitance (pF) | r ₂ | 138 |
| HCLK | | |
| Number of Clock loads | s ₁ | 0 |
| Variable capacitance of dedicated array clock (pF) | C _{EQHV} | 0.615 |
| Fixed capacitance of dedicated array clock (pF) | C _{EQHF} | 96 |
| Average clock rate (MHz) | f _{s1} | 0 |

Step 2: Calculate Dynamic Power Consumption

| | |
|--|----------|
| V _{CCA} × V _{CCA} | 10.89 |
| m × f _m × C _{EQM} | 0.02112 |
| n × f _n × C _{EQI} | 0.000136 |
| p × f _p × (C _{EQO} +C _L) | 0.000794 |
| 0.5 (q ₁ × C _{EQCR} × f _{q1}) + (r ₁ × f _{q1}) | 0.11208 |
| 0.5(q ₂ × C _{EQCR} × f _{q2}) + (r ₂ × f _{q2}) | 0 |
| 0.5 (s ₁ × C _{EQHV} × f _{s1}) + (C _{EQHF} × f _{s1}) | 0 |
| P _{AC} = 1.461 W | |

Step 3: Calculate DC Power Dissipation**DC Power Dissipation**

$$P_{DC} = (I_{standby}) \times V_{CCA} + (I_{standby}) \times V_{CCR} + (I_{standby}) \times V_{CCI} + X \times V_{OL} \times I_{OL} + Y(V_{CCI} - V_{OH}) \times V_{OH}$$

EQ 1-12

For a rough estimate of DC Power Dissipation, only use P_{DC} = (I_{standby}) × V_{CCA}. The rest of the formula provides a very small number that can be considered negligible.

$$P_{DC} = (I_{standby}) \times V_{CCA}$$

$$P_{DC} = .55 \text{ mA} \times 3.3 \text{ V}$$

$$P_{DC} = 0.001815 \text{ W}$$

Step 4: Calculate Total Power Consumption

$$P_{Total} = P_{AC} + P_{DC}$$

$$P_{Total} = 1.461 + 0.001815$$

$$P_{Total} = 1.4628 \text{ W}$$

Step 5: Compare Estimated Power Consumption against Characterized Power Consumption

The estimated total power consumption for this design is 1.46 W. The characterized power consumption for this design at 200 MHz is 1.0164 W.

Table 1-15 • Package Thermal Characteristics

| Package Type | Pin Count | θ_{JC} | θ_{JA} Still Air | θ_{JA} 300 ft/min. | Units |
|---|-----------|---------------|----------------------------|------------------------------|-------|
| Plastic Leaded Chip Carrier (PLCC) | 84 | 12 | 32 | 22 | °C/W |
| Thin Quad Flat Pack (TQFP) | 144 | 11 | 32 | 24 | °C/W |
| Thin Quad Flat Pack (TQFP) | 176 | 11 | 28 | 21 | °C/W |
| Very Thin Quad Flatpack (VQFP) | 100 | 10 | 38 | 32 | °C/W |
| Plastic Quad Flat Pack (PQFP) without Heat Spreader | 208 | 8 | 30 | 23 | °C/W |
| Plastic Quad Flat Pack (PQFP) with Heat Spreader | 208 | 3.8 | 20 | 17 | °C/W |
| Plastic Ball Grid Array (PBGA) | 272 | 3 | 20 | 14.5 | °C/W |
| Plastic Ball Grid Array (PBGA) | 313 | 3 | 23 | 17 | °C/W |
| Plastic Ball Grid Array (PBGA) | 329 | 3 | 18 | 13.5 | °C/W |
| Fine Pitch Ball Grid Array (FBGA) | 144 | 3.8 | 38.8 | 26.7 | °C/W |

Note: SX08 does not have a heat spreader.

Table 1-16 • Temperature and Voltage Derating Factors*

| V_{CCA} | Junction Temperature | | | | | | |
|------------|----------------------|------|------|------|------|------|------|
| | -55 | -40 | 0 | 25 | 70 | 85 | 125 |
| 3.0 | 0.75 | 0.78 | 0.87 | 0.89 | 1.00 | 1.04 | 1.16 |
| 3.3 | 0.70 | 0.73 | 0.82 | 0.83 | 0.93 | 0.97 | 1.08 |
| 3.6 | 0.66 | 0.69 | 0.77 | 0.78 | 0.87 | 0.92 | 1.02 |

Note: *Normalized to worst-case commercial, $T_J = 70^\circ\text{C}$, $V_{CCA} = 3.0 \text{ V}$

Register Cell Timing Characteristics




Figure 1-17 • Flip-Flops

Timing Characteristics

Timing characteristics for SX devices fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all SX family members. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design is complete. Delay values may then be determined by using the DirectTime Analyzer utility or performing simulation with post-layout delays.

Critical Nets and Typical Nets

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most time-critical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to 6% of the nets in a design may be designated as critical, while 90% of the nets in a design are typical.

Long Tracks

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes five antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically up to 6 percent of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 8.4 ns delay. This additional delay is represented statistically in higher fanout ($FO = 24$) routing delays in the datasheet specifications section.

Timing Derating

SX devices are manufactured in a CMOS process. Therefore, device performance varies according to temperature, voltage, and process variations. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.

Table 1-17 • A54SX08 Timing Characteristics (Continued)
(Worst-Case Commercial Conditions, $V_{CCR} = 4.75$ V, $V_{CCA}, V_{CCI} = 3.0$ V, $T_J = 70^\circ\text{C}$)

| Parameter | Description | '-3' Speed | | '-2' Speed | | '-1' Speed | | 'Std' Speed | | Units |
|--|---|------------|------|------------|------|------------|------|-------------|------|--------------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Dedicated (Hardwired) Array Clock Network | | | | | | | | | | |
| t_{HCKH} | Input LOW to HIGH (pad to R-Cell input) | 1.0 | | 1.1 | | 1.3 | | 1.5 | | ns |
| t_{HCKL} | Input HIGH to LOW (pad to R-Cell input) | 1.0 | | 1.2 | | 1.4 | | 1.6 | | ns |
| t_{HPWH} | Minimum Pulse Width HIGH | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| t_{HPWL} | Minimum Pulse Width LOW | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| t_{HCKSW} | Maximum Skew | 0.1 | | 0.2 | | 0.2 | | 0.2 | | ns |
| t_{HP} | Minimum Period | 2.7 | | 3.1 | | 3.6 | | 4.2 | | ns |
| f_{HMAX} | Maximum Frequency | 350 | | 320 | | 280 | | 240 | | MHz |
| Routed Array Clock Networks | | | | | | | | | | |
| t_{RCKH} | Input LOW to HIGH (light load) (pad to R-Cell input) | 1.3 | | 1.5 | | 1.7 | | 2.0 | | ns |
| t_{RCKL} | Input HIGH to LOW (light load) (pad to R-Cell Input) | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| t_{RCKH} | Input LOW to HIGH (50% load) (pad to R-Cell input) | 1.4 | | 1.7 | | 1.9 | | 2.2 | | ns |
| t_{RCKL} | Input HIGH to LOW (50% load) (pad to R-Cell input) | 1.5 | | 1.7 | | 2.0 | | 2.3 | | ns |
| t_{RCKH} | Input LOW to HIGH (100% load) (pad to R-Cell input) | 1.5 | | 1.7 | | 1.9 | | 2.2 | | ns |
| t_{RCKL} | Input HIGH to LOW (100% load) (pad to R-Cell input) | 1.5 | | 1.8 | | 2.0 | | 2.3 | | ns |
| t_{RPWH} | Min. Pulse Width HIGH | 2.1 | | 2.4 | | 2.7 | | 3.2 | | ns |
| t_{RPWL} | Min. Pulse Width LOW | 2.1 | | 2.4 | | 2.7 | | 3.2 | | ns |
| t_{RCKSW} | Maximum Skew (light load) | 0.1 | | 0.2 | | 0.2 | | 0.2 | | ns |
| t_{RCKSW} | Maximum Skew (50% load) | 0.3 | | 0.3 | | 0.4 | | 0.4 | | ns |
| t_{RCKSW} | Maximum Skew (100% load) | 0.3 | | 0.3 | | 0.4 | | 0.4 | | ns |
| TTL Output Module Timing1 | | | | | | | | | | |
| t_{DLH} | Data-to-Pad LOW to HIGH | 1.6 | | 1.9 | | 2.1 | | 2.5 | | ns |
| t_{DHL} | Data-to-Pad HIGH to LOW | 1.6 | | 1.9 | | 2.1 | | 2.5 | | ns |
| t_{ENZL} | Enable-to-Pad, Z to L | 2.1 | | 2.4 | | 2.8 | | 3.2 | | ns |
| t_{ENZH} | Enable-to-Pad, Z to H | 2.3 | | 2.7 | | 3.1 | | 3.6 | | ns |
| t_{ENLZ} | Enable-to-Pad, L to Z | 1.4 | | 1.7 | | 1.9 | | 2.2 | | ns |

Note:

- For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

Table 1-18 • A54SX16 Timing Characteristics (Continued)
(Worst-Case Commercial Conditions, $V_{CCR} = 4.75$ V, $V_{CCA}, V_{CCI} = 3.0$ V, $T_J = 70^\circ\text{C}$)

| Parameter | Description | '-3' Speed | | '-2' Speed | | '-1' Speed | | 'Std' Speed | | Units |
|--|---|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|--------------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Dedicated (Hardwired) Array Clock Network | | | | | | | | | | |
| t_{HCKH} | Input LOW to HIGH (pad to R-Cell input) | 1.2 | | 1.4 | | 1.5 | | 1.8 | | ns |
| t_{HCKL} | Input HIGH to LOW (pad to R-Cell input) | 1.2 | | 1.4 | | 1.6 | | 1.9 | | ns |
| t_{HPWH} | Minimum Pulse Width HIGH | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| t_{HPWL} | Minimum Pulse Width LOW | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| t_{HCKSW} | Maximum Skew | | 0.2 | | 0.2 | | 0.3 | | 0.3 | ns |
| t_{HP} | Minimum Period | 2.7 | | 3.1 | | 3.6 | | 4.2 | | ns |
| f_{HMAX} | Maximum Frequency | | 350 | | 320 | | 280 | | 240 | MHz |
| Routed Array Clock Networks | | | | | | | | | | |
| t_{RCKH} | Input LOW to HIGH (light load) (pad to R-Cell input) | 1.6 | | 1.8 | | 2.1 | | 2.5 | | ns |
| t_{RCKL} | Input HIGH to LOW (light load) (pad to R-Cell input) | 1.8 | | 2.0 | | 2.3 | | 2.7 | | ns |
| t_{RCKH} | Input LOW to HIGH (50% load) (pad to R-Cell input) | 1.8 | | 2.1 | | 2.5 | | 2.8 | | ns |
| t_{RCKL} | Input HIGH to LOW (50% load) (pad to R-Cell input) | 2.0 | | 2.2 | | 2.5 | | 3.0 | | ns |
| t_{RCKH} | Input LOW to HIGH (100% load) (pad to R-Cell input) | 1.8 | | 2.1 | | 2.4 | | 2.8 | | ns |
| t_{RCKL} | Input HIGH to LOW (100% load) (pad to R-Cell input) | 2.0 | | 2.2 | | 2.5 | | 3.0 | | ns |
| t_{RPWH} | Min. Pulse Width HIGH | 2.1 | | 2.4 | | 2.7 | | 3.2 | | ns |
| t_{RPWL} | Min. Pulse Width LOW | 2.1 | | 2.4 | | 2.7 | | 3.2 | | ns |
| t_{RCKSW} | Maximum Skew (light load) | | 0.5 | | 0.5 | | 0.5 | | 0.7 | ns |
| t_{RCKSW} | Maximum Skew (50% load) | | 0.5 | | 0.6 | | 0.7 | | 0.8 | ns |
| t_{RCKSW} | Maximum Skew (100% load) | | 0.5 | | 0.6 | | 0.7 | | 0.8 | ns |
| TTL Output Module Timing³ | | | | | | | | | | |
| t_{DLH} | Data-to-Pad LOW to HIGH | 1.6 | | 1.9 | | 2.1 | | 2.5 | | ns |
| t_{DHL} | Data-to-Pad HIGH to LOW | 1.6 | | 1.9 | | 2.1 | | 2.5 | | ns |
| t_{ENZL} | Enable-to-Pad, Z to L | 2.1 | | 2.4 | | 2.8 | | 3.2 | | ns |
| t_{ENZH} | Enable-to-Pad, Z to H | 2.3 | | 2.7 | | 3.1 | | 3.6 | | ns |
| t_{ENLZ} | Enable-to-Pad, L to Z | 1.4 | | 1.7 | | 1.9 | | 2.2 | | ns |
| t_{ENHZ} | Enable-to-Pad, H to Z | 1.3 | | 1.5 | | 1.7 | | 2.0 | | ns |

Notes:

- For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- Delays based on 35 pF loading, except t_{ENLZ} and t_{ENZH} . For t_{ENLZ} and t_{ENZH} , the loading is 5 pF.

A54SX32 Timing Characteristics

Table 1-20 • A54SX32 Timing Characteristics
(Worst-Case Commercial Conditions, $V_{CCR} = 4.75$ V, $V_{CCA}, V_{CCI} = 3.0$ V, $T_J = 70^\circ\text{C}$)

| Parameter | Description | '-3' Speed | | '-2' Speed | | '-1' Speed | | 'Std' Speed | | Units |
|---|--------------------------------------|------------|------|------------|------|------------|------|-------------|------|--------------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| C-Cell Propagation Delays¹ | | | | | | | | | | |
| t_{PD} | Internal Array Module | 0.6 | | 0.7 | | 0.8 | | 0.9 | | ns |
| Predicted Routing Delays² | | | | | | | | | | |
| t_{DC} | FO = 1 Routing Delay, Direct Connect | 0.1 | | 0.1 | | 0.1 | | 0.1 | | ns |
| t_{FC} | FO = 1 Routing Delay, Fast Connect | 0.3 | | 0.4 | | 0.4 | | 0.5 | | ns |
| t_{RD1} | FO = 1 Routing Delay | 0.3 | | 0.4 | | 0.4 | | 0.5 | | ns |
| t_{RD2} | FO = 2 Routing Delay | 0.7 | | 0.8 | | 0.9 | | 1.0 | | ns |
| t_{RD3} | FO = 3 Routing Delay | 1.0 | | 1.2 | | 1.4 | | 1.6 | | ns |
| t_{RD4} | FO = 4 Routing Delay | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| t_{RD8} | FO = 8 Routing Delay | 2.7 | | 3.1 | | 3.5 | | 4.1 | | ns |
| t_{RD12} | FO = 12 Routing Delay | 4.0 | | 4.7 | | 5.3 | | 6.2 | | ns |
| R-Cell Timing | | | | | | | | | | |
| t_{RCO} | Sequential Clock-to-Q | 0.8 | | 1.1 | | 1.3 | | 1.4 | | ns |
| t_{CLR} | Asynchronous Clear-to-Q | 0.5 | | 0.6 | | 0.7 | | 0.8 | | ns |
| t_{PRESET} | Asynchronous Preset-to-Q | 0.7 | | 0.8 | | 0.9 | | 1.0 | | ns |
| t_{SUD} | Flip-Flop Data Input Set-Up | 0.5 | | 0.6 | | 0.7 | | 0.8 | | ns |
| t_{HD} | Flip-Flop Data Input Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t_{WASYN} | Asynchronous Pulse Width | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| Input Module Propagation Delays | | | | | | | | | | |
| t_{INYH} | Input Data Pad-to-Y HIGH | 1.5 | | 1.7 | | 1.9 | | 2.2 | | ns |
| t_{INYL} | Input Data Pad-to-Y LOW | 1.5 | | 1.7 | | 1.9 | | 2.2 | | ns |
| Predicted Input Routing Delays² | | | | | | | | | | |
| t_{IRD1} | FO = 1 Routing Delay | 0.3 | | 0.4 | | 0.4 | | 0.5 | | ns |
| t_{IRD2} | FO = 2 Routing Delay | 0.7 | | 0.8 | | 0.9 | | 1.0 | | ns |
| t_{IRD3} | FO = 3 Routing Delay | 1.0 | | 1.2 | | 1.4 | | 1.6 | | ns |
| t_{IRD4} | FO = 4 Routing Delay | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| t_{IRD8} | FO = 8 Routing Delay | 2.7 | | 3.1 | | 3.5 | | 4.1 | | ns |
| t_{IRD12} | FO = 12 Routing Delay | 4.0 | | 4.7 | | 5.3 | | 6.2 | | ns |

Note:

- For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- Delays based on 35 pF loading, except t_{ENZL} and t_{ENZH} . For t_{ENZL} and t_{ENZH} , the loading is 5 pF.

Table 1-20 • A54SX32 Timing Characteristics (Continued)
(Worst-Case Commercial Conditions, $V_{CCR} = 4.75$ V, $V_{CCA}, V_{CCI} = 3.0$ V, $T_J = 70^\circ\text{C}$)

| Parameter | Description | '-3' Speed | | '-2' Speed | | '-1' Speed | | 'Std' Speed | | Units |
|--|---|------------|------|------------|------|------------|------|-------------|------|--------------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Dedicated (Hardwired) Array Clock Network | | | | | | | | | | |
| t_{HCKH} | Input LOW to HIGH (pad to R-Cell input) | | 1.9 | | 2.1 | | 2.4 | | 2.8 | ns |
| t_{HCKL} | Input HIGH to LOW (pad to R-Cell input) | | 1.9 | | 2.1 | | 2.4 | | 2.8 | ns |
| t_{HPWH} | Minimum Pulse Width HIGH | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| t_{HPWL} | Minimum Pulse Width LOW | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| t_{HCKSW} | Maximum Skew | | 0.3 | | 0.4 | | 0.4 | | 0.5 | ns |
| t_{HP} | Minimum Period | 2.7 | | 3.1 | | 3.6 | | 4.2 | | ns |
| f_{HMAX} | Maximum Frequency | | 350 | | 320 | | 280 | | 240 | MHz |
| Routed Array Clock Networks | | | | | | | | | | |
| t_{RCKH} | Input LOW to HIGH (light load) (pad to R-Cell input) | | 2.4 | | 2.7 | | 3.0 | | 3.5 | ns |
| t_{RCKL} | Input HIGH to LOW (light load) (pad to R-Cell input) | | 2.4 | | 2.7 | | 3.1 | | 3.6 | ns |
| t_{RCKH} | Input LOW to HIGH (50% load) (pad to R-Cell input) | | 2.7 | | 3.0 | | 3.5 | | 4.1 | ns |
| t_{RCKL} | Input HIGH to LOW (50% load) (pad to R-Cell input) | | 2.7 | | 3.1 | | 3.6 | | 4.2 | ns |
| t_{RCKH} | Input LOW to HIGH (100% load) (pad to R-Cell input) | | 2.7 | | 3.1 | | 3.5 | | 4.1 | ns |
| t_{RCKL} | Input HIGH to LOW (100% load) (pad to R-Cell input) | | 2.8 | | 3.2 | | 3.6 | | 4.3 | ns |
| t_{RPWH} | Min. Pulse Width HIGH | 2.1 | | 2.4 | | 2.7 | | 3.2 | | ns |
| t_{RPWL} | Min. Pulse Width LOW | 2.1 | | 2.4 | | 2.7 | | 3.2 | | ns |
| t_{RCKSW} | Maximum Skew (light load) | | 0.85 | | 0.98 | | 1.1 | | 1.3 | ns |
| t_{RCKSW} | Maximum Skew (50% load) | | 1.23 | | 1.4 | | 1.6 | | 1.9 | ns |
| t_{RCKSW} | Maximum Skew (100% load) | | 1.30 | | 1.5 | | 1.7 | | 2.0 | ns |
| TTL Output Module Timing³ | | | | | | | | | | |
| t_{DLH} | Data-to-Pad LOW to HIGH | | 1.6 | | 1.9 | | 2.1 | | 2.5 | ns |
| t_{DHL} | Data-to-Pad HIGH to LOW | | 1.6 | | 1.9 | | 2.1 | | 2.5 | ns |
| t_{ENZL} | Enable-to-Pad, Z to L | | 2.1 | | 2.4 | | 2.8 | | 3.2 | ns |
| t_{ENZH} | Enable-to-Pad, Z to H | | 2.3 | | 2.7 | | 3.1 | | 3.6 | ns |
| t_{ENLZ} | Enable-to-Pad, L to Z | | 1.4 | | 1.7 | | 1.9 | | 2.2 | ns |
| t_{ENHZ} | Enable-to-Pad, H to Z | | 1.3 | | 1.5 | | 1.7 | | 2.0 | ns |

Note:

- For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- Delays based on 35 pF loading, except t_{ENLZ} and t_{ENZH} . For t_{ENLZ} and t_{ENZH} the loading is 5 pF.

Pin Description

| | | | |
|---|--|------------------------|--|
| CLKA/B | Clock A and B | TCK | Test Clock |
| These pins are 3.3 V / 5.0 V PCI/TTL clock inputs for clock distribution networks. The clock input is buffered prior to clocking the R-cells. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating. (For A54SX72A, these clocks can be configured as bidirectional.) | | | Test clock input for diagnostic probe and device programming. In flexible mode, TCK becomes active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state. |
| GND | Ground | TDI | Test Data Input |
| LOW supply voltage. | | | Serial input for boundary scan testing and diagnostic probe. In flexible mode, TDI is active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state. |
| HCLK | Dedicated (hardwired) Array Clock | TDO | Test Data Output |
| This pin is the 3.3 V / 5.0 V PCI/TTL clock input for sequential modules. This input is directly wired to each R-cell and offers clock speeds independent of the number of R-cells being driven. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating. | | | Serial output for boundary scan testing. In flexible mode, TDO is active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state. |
| I/O | Input/Output | TMS | Test Mode Select |
| The I/O pin functions as an input, output, tristate, or bidirectional buffer. Based on certain configurations, input and output levels are compatible with standard TTL, LVTTL, 3.3 V PCI or 5.0 V PCI specifications. Unused I/O pins are automatically tristated by the Designer Series software. | | | The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO). In flexible mode when the TMS pin is set LOW, the TCK, TDI, and TDO pins are boundary scan pins (refer to Table 1-2 on page 1-6). Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the "logic reset" state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The "logic reset" state is reached 5 TCK cycles after the TMS pin is set HIGH. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications. |
| NC | No Connection | V_{CC1} | Supply Voltage |
| This pin is not connected to circuitry within the device. | | | Supply voltage for I/Os. See Table 1-1 on page 1-5. |
| PRA, I/O | Probe A | V_{CCA} | Supply Voltage |
| The Probe A pin is used to output data from any user-defined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe B pin to allow real-time diagnostic output of any signal path within the device. The Probe A pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. | | | Supply voltage for Array. See Table 1-1 on page 1-5. |
| PRB, I/O | Probe B | V_{CCR} | Supply Voltage |
| The Probe B pin is used to output data from any node within the device. This diagnostic pin can be used in conjunction with the Probe A pin to allow real-time diagnostic output of any signal path within the device. The Probe B pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. | | | Supply voltage for input tolerance (required for internal biasing). See Table 1-1 on page 1-5. |

208-Pin PQFP




Figure 2-2 • 208-Pin PQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

| 208-Pin PQFP | | | |
|---------------------|-------------------------|---------------------------------------|-------------------------|
| Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function |
| 1 | GND | GND | GND |
| 2 | TDI, I/O | TDI, I/O | TDI, I/O |
| 3 | I/O | I/O | I/O |
| 4 | NC | I/O | I/O |
| 5 | I/O | I/O | I/O |
| 6 | NC | I/O | I/O |
| 7 | I/O | I/O | I/O |
| 8 | I/O | I/O | I/O |
| 9 | I/O | I/O | I/O |
| 10 | I/O | I/O | I/O |
| 11 | TMS | TMS | TMS |
| 12 | V _{CCI} | V _{CCI} | V _{CCI} |
| 13 | I/O | I/O | I/O |
| 14 | NC | I/O | I/O |
| 15 | I/O | I/O | I/O |
| 16 | I/O | I/O | I/O |
| 17 | NC | I/O | I/O |
| 18 | I/O | I/O | I/O |
| 19 | I/O | I/O | I/O |
| 20 | NC | I/O | I/O |
| 21 | I/O | I/O | I/O |
| 22 | I/O | I/O | I/O |
| 23 | NC | I/O | I/O |
| 24 | I/O | I/O | I/O |
| 25 | V _{CCR} | V _{CCR} | V _{CCR} |
| 26 | GND | GND | GND |
| 27 | V _{CCA} | V _{CCA} | V _{CCA} |
| 28 | GND | GND | GND |
| 29 | I/O | I/O | I/O |
| 30 | I/O | I/O | I/O |
| 31 | NC | I/O | I/O |
| 32 | I/O | I/O | I/O |
| 33 | I/O | I/O | I/O |
| 34 | I/O | I/O | I/O |
| 35 | NC | I/O | I/O |
| 36 | I/O | I/O | I/O |

Note: * Note that Pin 65 in the A54SX32—PQ208 is a no connect (NC).

| 208-Pin PQFP | | | |
|---------------------|-------------------------|---------------------------------------|-------------------------|
| Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function |
| 37 | I/O | I/O | I/O |
| 38 | I/O | I/O | I/O |
| 39 | NC | I/O | I/O |
| 40 | V _{CCI} | V _{CCI} | V _{CCI} |
| 41 | V _{CCA} | V _{CCA} | V _{CCA} |
| 42 | I/O | I/O | I/O |
| 43 | I/O | I/O | I/O |
| 44 | I/O | I/O | I/O |
| 45 | I/O | I/O | I/O |
| 46 | I/O | I/O | I/O |
| 47 | I/O | I/O | I/O |
| 48 | NC | I/O | I/O |
| 49 | I/O | I/O | I/O |
| 50 | NC | I/O | I/O |
| 51 | I/O | I/O | I/O |
| 52 | GND | GND | GND |
| 53 | I/O | I/O | I/O |
| 54 | I/O | I/O | I/O |
| 55 | I/O | I/O | I/O |
| 56 | I/O | I/O | I/O |
| 57 | I/O | I/O | I/O |
| 58 | I/O | I/O | I/O |
| 59 | I/O | I/O | I/O |
| 60 | V _{CCI} | V _{CCI} | V _{CCI} |
| 61 | NC | I/O | I/O |
| 62 | I/O | I/O | I/O |
| 63 | I/O | I/O | I/O |
| 64 | NC | I/O | I/O |
| 65* | I/O | I/O | NC* |
| 66 | I/O | I/O | I/O |
| 67 | NC | I/O | I/O |
| 68 | I/O | I/O | I/O |
| 69 | I/O | I/O | I/O |
| 70 | NC | I/O | I/O |
| 71 | I/O | I/O | I/O |
| 72 | I/O | I/O | I/O |

| 208-Pin PQFP | | | |
|---------------------|-------------------------|-----------------------------------|-------------------------|
| Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function |
| 145 | V _{CCA} | V _{CCA} | V _{CCA} |
| 146 | GND | GND | GND |
| 147 | I/O | I/O | I/O |
| 148 | V _{CCI} | V _{CCI} | V _{CCI} |
| 149 | I/O | I/O | I/O |
| 150 | I/O | I/O | I/O |
| 151 | I/O | I/O | I/O |
| 152 | I/O | I/O | I/O |
| 153 | I/O | I/O | I/O |
| 154 | I/O | I/O | I/O |
| 155 | NC | I/O | I/O |
| 156 | NC | I/O | I/O |
| 157 | GND | GND | GND |
| 158 | I/O | I/O | I/O |
| 159 | I/O | I/O | I/O |
| 160 | I/O | I/O | I/O |
| 161 | I/O | I/O | I/O |
| 162 | I/O | I/O | I/O |
| 163 | I/O | I/O | I/O |
| 164 | V _{CCI} | V _{CCI} | V _{CCI} |
| 165 | I/O | I/O | I/O |
| 166 | I/O | I/O | I/O |
| 167 | NC | I/O | I/O |
| 168 | I/O | I/O | I/O |
| 169 | I/O | I/O | I/O |
| 170 | NC | I/O | I/O |
| 171 | I/O | I/O | I/O |
| 172 | I/O | I/O | I/O |
| 173 | NC | I/O | I/O |
| 174 | I/O | I/O | I/O |
| 175 | I/O | I/O | I/O |
| 176 | NC | I/O | I/O |
| 177 | I/O | I/O | I/O |
| 178 | I/O | I/O | I/O |
| 179 | I/O | I/O | I/O |
| 180 | CLKA | CLKA | CLKA |

| 208-Pin PQFP | | | |
|---------------------|-------------------------|-----------------------------------|-------------------------|
| Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function |
| 181 | CLKB | CLKB | CLKB |
| 182 | V _{CCR} | V _{CCR} | V _{CCR} |
| 183 | GND | GND | GND |
| 184 | V _{CCA} | V _{CCA} | V _{CCA} |
| 185 | GND | GND | GND |
| 186 | PRA, I/O | PRA, I/O | PRA, I/O |
| 187 | I/O | I/O | I/O |
| 188 | I/O | I/O | I/O |
| 189 | NC | I/O | I/O |
| 190 | I/O | I/O | I/O |
| 191 | I/O | I/O | I/O |
| 192 | NC | I/O | I/O |
| 193 | I/O | I/O | I/O |
| 194 | I/O | I/O | I/O |
| 195 | NC | I/O | I/O |
| 196 | I/O | I/O | I/O |
| 197 | I/O | I/O | I/O |
| 198 | NC | I/O | I/O |
| 199 | I/O | I/O | I/O |
| 200 | I/O | I/O | I/O |
| 201 | V _{CCI} | V _{CCI} | V _{CCI} |
| 202 | NC | I/O | I/O |
| 203 | NC | I/O | I/O |
| 204 | I/O | I/O | I/O |
| 205 | NC | I/O | I/O |
| 206 | I/O | I/O | I/O |
| 207 | I/O | I/O | I/O |
| 208 | TCK, I/O | TCK, I/O | TCK, I/O |

Note: * Note that Pin 65 in the A54SX32—PQ208 is a no connect (NC).

| 144-Pin TQFP | | | |
|---------------------|-------------------------|--------------------------|-------------------------|
| Pin Number | A54SX08 Function | A54SX16P Function | A54SX32 Function |
| 1 | GND | GND | GND |
| 2 | TDI, I/O | TDI, I/O | TDI, I/O |
| 3 | I/O | I/O | I/O |
| 4 | I/O | I/O | I/O |
| 5 | I/O | I/O | I/O |
| 6 | I/O | I/O | I/O |
| 7 | I/O | I/O | I/O |
| 8 | I/O | I/O | I/O |
| 9 | TMS | TMS | TMS |
| 10 | V _{CCI} | V _{CCI} | V _{CCI} |
| 11 | GND | GND | GND |
| 12 | I/O | I/O | I/O |
| 13 | I/O | I/O | I/O |
| 14 | I/O | I/O | I/O |
| 15 | I/O | I/O | I/O |
| 16 | I/O | I/O | I/O |
| 17 | I/O | I/O | I/O |
| 18 | I/O | I/O | I/O |
| 19 | V _{CCR} | V _{CCR} | V _{CCR} |
| 20 | V _{CCA} | V _{CCA} | V _{CCA} |
| 21 | I/O | I/O | I/O |
| 22 | I/O | I/O | I/O |
| 23 | I/O | I/O | I/O |
| 24 | I/O | I/O | I/O |
| 25 | I/O | I/O | I/O |
| 26 | I/O | I/O | I/O |
| 27 | I/O | I/O | I/O |
| 28 | GND | GND | GND |
| 29 | V _{CCI} | V _{CCI} | V _{CCI} |
| 30 | V _{CCA} | V _{CCA} | V _{CCA} |
| 31 | I/O | I/O | I/O |
| 32 | I/O | I/O | I/O |
| 33 | I/O | I/O | I/O |
| 34 | I/O | I/O | I/O |
| 35 | I/O | I/O | I/O |
| 36 | GND | GND | GND |

| 144-Pin TQFP | | | |
|---------------------|-------------------------|--------------------------|-------------------------|
| Pin Number | A54SX08 Function | A54SX16P Function | A54SX32 Function |
| 37 | I/O | I/O | I/O |
| 38 | I/O | I/O | I/O |
| 39 | I/O | I/O | I/O |
| 40 | I/O | I/O | I/O |
| 41 | I/O | I/O | I/O |
| 42 | I/O | I/O | I/O |
| 43 | I/O | I/O | I/O |
| 44 | V _{CCI} | V _{CCI} | V _{CCI} |
| 45 | I/O | I/O | I/O |
| 46 | I/O | I/O | I/O |
| 47 | I/O | I/O | I/O |
| 48 | I/O | I/O | I/O |
| 49 | I/O | I/O | I/O |
| 50 | I/O | I/O | I/O |
| 51 | I/O | I/O | I/O |
| 52 | I/O | I/O | I/O |
| 53 | I/O | I/O | I/O |
| 54 | PRB, I/O | PRB, I/O | PRB, I/O |
| 55 | I/O | I/O | I/O |
| 56 | V _{CCA} | V _{CCA} | V _{CCA} |
| 57 | GND | GND | GND |
| 58 | V _{CCR} | V _{CCR} | V _{CCR} |
| 59 | I/O | I/O | I/O |
| 60 | HCLK | HCLK | HCLK |
| 61 | I/O | I/O | I/O |
| 62 | I/O | I/O | I/O |
| 63 | I/O | I/O | I/O |
| 64 | I/O | I/O | I/O |
| 65 | I/O | I/O | I/O |
| 66 | I/O | I/O | I/O |
| 67 | I/O | I/O | I/O |
| 68 | V _{CCI} | V _{CCI} | V _{CCI} |
| 69 | I/O | I/O | I/O |
| 70 | I/O | I/O | I/O |
| 71 | TDO, I/O | TDO, I/O | TDO, I/O |
| 72 | I/O | I/O | I/O |

| 176-Pin TQFP | | | |
|---------------------|-------------------------|-----------------------------------|-------------------------|
| Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function |
| 69 | HCLK | HCLK | HCLK |
| 70 | I/O | I/O | I/O |
| 71 | I/O | I/O | I/O |
| 72 | I/O | I/O | I/O |
| 73 | I/O | I/O | I/O |
| 74 | I/O | I/O | I/O |
| 75 | I/O | I/O | I/O |
| 76 | I/O | I/O | I/O |
| 77 | I/O | I/O | I/O |
| 78 | I/O | I/O | I/O |
| 79 | NC | I/O | I/O |
| 80 | I/O | I/O | I/O |
| 81 | NC | I/O | I/O |
| 82 | V _{CC1} | V _{CC1} | V _{CC1} |
| 83 | I/O | I/O | I/O |
| 84 | I/O | I/O | I/O |
| 85 | I/O | I/O | I/O |
| 86 | I/O | I/O | I/O |
| 87 | TDO, I/O | TDO, I/O | TDO, I/O |
| 88 | I/O | I/O | I/O |
| 89 | GND | GND | GND |
| 90 | NC | I/O | I/O |
| 91 | NC | I/O | I/O |
| 92 | I/O | I/O | I/O |
| 93 | I/O | I/O | I/O |
| 94 | I/O | I/O | I/O |
| 95 | I/O | I/O | I/O |
| 96 | I/O | I/O | I/O |
| 97 | I/O | I/O | I/O |
| 98 | V _{CCA} | V _{CCA} | V _{CCA} |
| 99 | V _{CC1} | V _{CC1} | V _{CC1} |
| 100 | I/O | I/O | I/O |
| 101 | I/O | I/O | I/O |
| 102 | I/O | I/O | I/O |

| 176-Pin TQFP | | | |
|---------------------|-------------------------|-----------------------------------|-------------------------|
| Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function |
| 103 | I/O | I/O | I/O |
| 104 | I/O | I/O | I/O |
| 105 | I/O | I/O | I/O |
| 106 | I/O | I/O | I/O |
| 107 | I/O | I/O | I/O |
| 108 | GND | GND | GND |
| 109 | V _{CCA} | V _{CCA} | V _{CCA} |
| 110 | GND | GND | GND |
| 111 | I/O | I/O | I/O |
| 112 | I/O | I/O | I/O |
| 113 | I/O | I/O | I/O |
| 114 | I/O | I/O | I/O |
| 115 | I/O | I/O | I/O |
| 116 | I/O | I/O | I/O |
| 117 | I/O | I/O | I/O |
| 118 | NC | I/O | I/O |
| 119 | I/O | I/O | I/O |
| 120 | NC | I/O | I/O |
| 121 | NC | I/O | I/O |
| 122 | V _{CCA} | V _{CCA} | V _{CCA} |
| 123 | GND | GND | GND |
| 124 | V _{CC1} | V _{CC1} | V _{CC1} |
| 125 | I/O | I/O | I/O |
| 126 | I/O | I/O | I/O |
| 127 | I/O | I/O | I/O |
| 128 | I/O | I/O | I/O |
| 129 | I/O | I/O | I/O |
| 130 | I/O | I/O | I/O |
| 131 | NC | I/O | I/O |
| 132 | NC | I/O | I/O |
| 133 | GND | GND | GND |
| 134 | I/O | I/O | I/O |
| 135 | I/O | I/O | I/O |
| 136 | I/O | I/O | I/O |

| 176-Pin TQFP | | | |
|---------------------|-------------------------|-----------------------------------|-------------------------|
| Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function |
| 137 | I/O | I/O | I/O |
| 138 | I/O | I/O | I/O |
| 139 | I/O | I/O | I/O |
| 140 | V _{CCI} | V _{CCI} | V _{CCI} |
| 141 | I/O | I/O | I/O |
| 142 | I/O | I/O | I/O |
| 143 | I/O | I/O | I/O |
| 144 | I/O | I/O | I/O |
| 145 | I/O | I/O | I/O |
| 146 | I/O | I/O | I/O |
| 147 | I/O | I/O | I/O |
| 148 | I/O | I/O | I/O |
| 149 | I/O | I/O | I/O |
| 150 | I/O | I/O | I/O |
| 151 | I/O | I/O | I/O |
| 152 | CLKA | CLKA | CLKA |
| 153 | CLKB | CLKB | CLKB |
| 154 | V _{CCR} | V _{CCR} | V _{CCR} |
| 155 | GND | GND | GND |
| 156 | V _{CCA} | V _{CCA} | V _{CCA} |

| 176-Pin TQFP | | | |
|---------------------|-------------------------|-----------------------------------|-------------------------|
| Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function |
| 157 | PRA, I/O | PRA, I/O | PRA, I/O |
| 158 | I/O | I/O | I/O |
| 159 | I/O | I/O | I/O |
| 160 | I/O | I/O | I/O |
| 161 | I/O | I/O | I/O |
| 162 | I/O | I/O | I/O |
| 163 | I/O | I/O | I/O |
| 164 | I/O | I/O | I/O |
| 165 | I/O | I/O | I/O |
| 166 | I/O | I/O | I/O |
| 167 | I/O | I/O | I/O |
| 168 | NC | I/O | I/O |
| 169 | V _{CCI} | V _{CCI} | V _{CCI} |
| 170 | I/O | I/O | I/O |
| 171 | NC | I/O | I/O |
| 172 | NC | I/O | I/O |
| 173 | NC | I/O | I/O |
| 174 | I/O | I/O | I/O |
| 175 | I/O | I/O | I/O |
| 176 | TCK, I/O | TCK, I/O | TCK, I/O |

329-Pin PBGA




Figure 2-7 • 329-Pin PBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

| 329-Pin PBGA | |
|---------------------|-------------------------|
| Pin Number | A54SX32 Function |
| D3 | I/O |
| D4 | TCK, I/O |
| D5 | I/O |
| D6 | I/O |
| D7 | I/O |
| D8 | I/O |
| D9 | I/O |
| D10 | I/O |
| D11 | V _{CCA} |
| D12 | V _{CCR} |
| D13 | I/O |
| D14 | I/O |
| D15 | I/O |
| D16 | I/O |
| D17 | I/O |
| D18 | I/O |
| D19 | I/O |
| D20 | I/O |
| D21 | I/O |
| D22 | I/O |
| D23 | I/O |
| E1 | V _{CCI} |
| E2 | I/O |
| E3 | I/O |
| E4 | I/O |
| E20 | I/O |
| E21 | I/O |
| E22 | I/O |
| E23 | I/O |
| F1 | I/O |
| F2 | TMS |
| F3 | I/O |
| F4 | I/O |
| F20 | I/O |
| F21 | I/O |

| 329-Pin PBGA | |
|---------------------|-------------------------|
| Pin Number | A54SX32 Function |
| F22 | I/O |
| F23 | I/O |
| G1 | I/O |
| G2 | I/O |
| G3 | I/O |
| G4 | I/O |
| G20 | I/O |
| G21 | I/O |
| G22 | I/O |
| G23 | GND |
| H1 | I/O |
| H2 | I/O |
| H3 | I/O |
| H4 | I/O |
| H20 | V _{CCA} |
| H21 | I/O |
| H22 | I/O |
| H23 | I/O |
| J1 | NC |
| J2 | I/O |
| J3 | I/O |
| J4 | I/O |
| J20 | I/O |
| J21 | I/O |
| J22 | I/O |
| J23 | I/O |
| K1 | I/O |
| K2 | I/O |
| K3 | I/O |
| K4 | I/O |
| K10 | GND |
| K11 | GND |
| K12 | GND |
| K13 | GND |
| K14 | GND |

| 329-Pin PBGA | |
|---------------------|-------------------------|
| Pin Number | A54SX32 Function |
| K20 | I/O |
| K21 | I/O |
| K22 | I/O |
| K23 | I/O |
| L1 | I/O |
| L2 | I/O |
| L3 | I/O |
| L4 | V _{CCR} |
| L10 | GND |
| L11 | GND |
| L12 | GND |
| L13 | GND |
| L14 | GND |
| L20 | V _{CCR} |
| L21 | I/O |
| L22 | I/O |
| L23 | NC |
| M1 | I/O |
| M2 | I/O |
| M3 | I/O |
| M4 | V _{CCA} |
| M10 | GND |
| M11 | GND |
| M12 | GND |
| M13 | GND |
| M14 | GND |
| M20 | V _{CCA} |
| M21 | I/O |
| M22 | I/O |
| M23 | V _{CCI} |
| N1 | I/O |
| N2 | I/O |
| N3 | I/O |
| N4 | I/O |
| N10 | GND |

| 329-Pin PBGA | |
|---------------------|-------------------------|
| Pin Number | A54SX32 Function |
| N11 | GND |
| N12 | GND |
| N13 | GND |
| N14 | GND |
| N20 | NC |
| N21 | I/O |
| N22 | I/O |
| N23 | I/O |
| P1 | I/O |
| P2 | I/O |
| P3 | I/O |
| P4 | I/O |
| P10 | GND |
| P11 | GND |
| P12 | GND |
| P13 | GND |
| P14 | GND |
| P20 | I/O |
| P21 | I/O |
| P22 | I/O |
| P23 | I/O |
| R1 | I/O |
| R2 | I/O |
| R3 | I/O |
| R4 | I/O |
| R20 | I/O |
| R21 | I/O |
| R22 | I/O |
| R23 | I/O |
| T1 | I/O |
| T2 | I/O |
| T3 | I/O |
| T4 | I/O |
| T20 | I/O |
| T21 | I/O |

| 329-Pin PBGA | |
|---------------------|-------------------------|
| Pin Number | A54SX32 Function |
| T22 | I/O |
| T23 | I/O |
| U1 | I/O |
| U2 | I/O |
| U3 | V_{CCA} |
| U4 | I/O |
| U20 | I/O |
| U21 | V_{CCA} |
| U22 | I/O |
| U23 | I/O |
| V1 | V_{CCI} |
| V2 | I/O |
| V3 | I/O |

| 329-Pin PBGA | |
|---------------------|-------------------------|
| Pin Number | A54SX32 Function |
| V4 | I/O |
| V20 | I/O |
| V21 | I/O |
| V22 | I/O |
| V23 | I/O |
| W1 | I/O |
| W2 | I/O |
| W3 | I/O |
| W4 | I/O |
| W20 | I/O |
| W21 | I/O |
| W22 | I/O |

| 329-Pin PBGA | |
|---------------------|-------------------------|
| Pin Number | A54SX32 Function |
| W23 | NC |
| Y1 | NC |
| Y2 | I/O |
| Y3 | I/O |
| Y4 | GND |
| Y5 | I/O |
| Y6 | I/O |
| Y7 | I/O |
| Y8 | I/O |
| Y9 | I/O |
| Y10 | I/O |
| Y11 | I/O |

| 329-Pin PBGA | |
|---------------------|-------------------------|
| Pin Number | A54SX32 Function |
| Y12 | V_{CCA} |
| Y13 | V_{CCR} |
| Y14 | I/O |
| Y15 | I/O |
| Y16 | I/O |
| Y17 | I/O |
| Y18 | I/O |
| Y19 | I/O |
| Y20 | GND |
| Y21 | I/O |
| Y22 | I/O |
| Y23 | I/O |

| 144-Pin FBGA | |
|---------------------|-------------------------|
| Pin Number | A54SX08 Function |
| A1 | I/O |
| A2 | I/O |
| A3 | I/O |
| A4 | I/O |
| A5 | V _{CCA} |
| A6 | GND |
| A7 | CLKA |
| A8 | I/O |
| A9 | I/O |
| A10 | I/O |
| A11 | I/O |
| A12 | I/O |
| B1 | I/O |
| B2 | GND |
| B3 | I/O |
| B4 | I/O |
| B5 | I/O |
| B6 | I/O |
| B7 | CLKB |
| B8 | I/O |
| B9 | I/O |
| B10 | I/O |
| B11 | GND |
| B12 | I/O |
| C1 | I/O |
| C2 | I/O |
| C3 | TCK, I/O |
| C4 | I/O |
| C5 | I/O |
| C6 | PRA, I/O |
| C7 | I/O |
| C8 | I/O |
| C9 | I/O |
| C10 | I/O |
| C11 | I/O |
| C12 | I/O |

| 144-Pin FBGA | |
|---------------------|-------------------------|
| Pin Number | A54SX08 Function |
| D1 | I/O |
| D2 | V _{CCI} |
| D3 | TDI, I/O |
| D4 | I/O |
| D5 | I/O |
| D6 | I/O |
| D7 | I/O |
| D8 | I/O |
| D9 | I/O |
| D10 | I/O |
| D11 | I/O |
| D12 | I/O |
| E1 | I/O |
| E2 | I/O |
| E3 | I/O |
| E4 | I/O |
| E5 | TMS |
| E6 | V _{CCI} |
| E7 | V _{CCI} |
| E8 | V _{CCI} |
| E9 | V _{CCA} |
| E10 | I/O |
| E11 | GND |
| E12 | I/O |
| F1 | I/O |
| F2 | I/O |
| F3 | V _{CCR} |
| F4 | I/O |
| F5 | GND |
| F6 | GND |
| F7 | GND |
| F8 | V _{CCI} |
| F9 | I/O |
| F10 | GND |
| F11 | I/O |
| F12 | I/O |

| 144-Pin FBGA | |
|---------------------|-------------------------|
| Pin Number | A54SX08 Function |
| G1 | I/O |
| G2 | GND |
| G3 | I/O |
| G4 | I/O |
| G5 | GND |
| G6 | GND |
| G7 | GND |
| G8 | V _{CCI} |
| G9 | I/O |
| G10 | I/O |
| G11 | I/O |
| G12 | I/O |
| H1 | I/O |
| H2 | I/O |
| H3 | I/O |
| H4 | I/O |
| H5 | V _{CCA} |
| H6 | V _{CCA} |
| H7 | V _{CCI} |
| H8 | V _{CCI} |
| H9 | V _{CCA} |
| H10 | I/O |
| H11 | I/O |
| H12 | V _{CCR} |
| J1 | I/O |
| J2 | I/O |
| J3 | I/O |
| J4 | I/O |
| J5 | I/O |
| J6 | PRB, I/O |
| J7 | I/O |
| J8 | I/O |
| J9 | I/O |
| J10 | I/O |
| J11 | I/O |
| J12 | V _{CCA} |

| 144-Pin FBGA | |
|---------------------|-------------------------|
| Pin Number | A54SX08 Function |
| K1 | I/O |
| K2 | I/O |
| K3 | I/O |
| K4 | I/O |
| K5 | I/O |
| K6 | I/O |
| K7 | GND |
| K8 | I/O |
| K9 | I/O |
| K10 | GND |
| K11 | I/O |
| K12 | I/O |
| L1 | GND |
| L2 | I/O |
| L3 | I/O |
| L4 | I/O |
| L5 | I/O |
| L6 | I/O |
| L7 | HCLK |
| L8 | I/O |
| L9 | I/O |
| L10 | I/O |
| L11 | I/O |
| L12 | I/O |
| M1 | I/O |
| M2 | I/O |
| M3 | I/O |
| M4 | I/O |
| M5 | I/O |
| M6 | I/O |
| M7 | V _{CCA} |
| M8 | I/O |
| M9 | I/O |
| M10 | I/O |
| M11 | TDO, I/O |
| M12 | I/O |

Actel and the Actel logo are registered trademarks of Actel Corporation.
All other trademarks are the property of their owners.



www.actel.com

Actel Corporation

2061 Stierlin Court
Mountain View, CA
94043-4655 USA

Phone 650.318.4200
Fax 650.318.4600

Actel Europe Ltd.

Dunlop House, Riverside Way
Camberley, Surrey GU15 3YL
United Kingdom

Phone +44 (0) 1276 401 450
Fax +44 (0) 1276 401 490

Actel Japan

www.jp.actel.com

EXOS Ebisu Bldg. 4F
1-24-14 Ebisu Shibuya-ku
Tokyo 150 Japan

Phone +81.03.3445.7671
Fax +81.03.3445.7668

Actel Hong Kong

www.actel.com.cn

Suite 2114, Two Pacific Place
88 Queensway, Admiralty
Hong Kong

Phone +852 2185 6460
Fax +852 2185 6488