

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	768
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	128
Number of Gates	12000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	176-LQFP
Supplier Device Package	176-TQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a54sx08-tqg176i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



General Description

The Actel SX family of FPGAs features a sea-of-modules architecture that delivers device performance and integration levels not currently achieved by any other FPGA architecture. SX devices greatly simplify design time, enable dramatic reductions in design costs and power consumption, and further decrease time to market for performance-intensive applications.

The Actel SX architecture features two types of logic modules, the combinatorial cell (C-cell) and the register cell (R-cell), each optimized for fast and efficient mapping of synthesized logic functions. The routing and interconnect resources are in the metal layers above the logic modules, providing optimal use of silicon. This enables the entire floor of the device to be spanned with an uninterrupted grid of fine-grained, synthesis-friendly logic modules (or "sea-of-modules"), which reduces the distance signals have to travel between logic modules. To minimize signal propagation delay, SX devices employ both local and general routing resources. The high-speed local routing resources (DirectConnect and FastConnect) enable very fast local signal propagation that is optimal for fast counters, state machines, and datapath logic. The general system of segmented routing tracks allows any logic module in the array to be connected to any other logic or I/O module. Within this system, propagation delay is minimized by limiting the number of antifuse interconnect elements to five (90 percent of connections typically use only three antifuses). The unique local and general routing structure featured in SX devices gives fast and predictable performance, allows 100 percent pin-locking with full logic utilization, enables concurrent PCB development, reduces design time, and allows designers to achieve performance goals with minimum effort.

Further complementing SX's flexible routing structure is a hardwired, constantly loaded clock network that has been tuned to provide fast clock propagation with minimal clock skew. Additionally, the high performance of the internal logic has eliminated the need to embed latches or flip-flops in the I/O cells to achieve fast clock-to-out or fast input setup times. SX devices have easy to use I/O cells that do not require HDL instantiation, facilitating design reuse and reducing design and verification time.

SX Family Architecture

The SX family architecture was designed to satisfy nextgeneration performance and integration requirements for production-volume designs in a broad range of applications.

Programmable Interconnect Element

The SX family provides efficient use of silicon by locating the routing interconnect resources between the Metal 2 (M2) and Metal 3 (M3) layers (Figure 1-1 on page 1-2). This completely eliminates the channels of routing and interconnect resources between logic modules (as implemented on SRAM FPGAs and previous generations of antifuse FPGAs), and enables the entire floor of the device to be spanned with an uninterrupted grid of logic modules.

Interconnection between these logic modules is achieved using The Actel patented metal-to-metal programmable antifuse interconnect elements, which are embedded between the M2 and M3 layers. The antifuses are normally open circuit and, when programmed, form a permanent low-impedance connection.

The extremely small size of these interconnect elements gives the SX family abundant routing resources and provides excellent protection against design pirating. Reverse engineering is virtually impossible because it is extremely difficult to distinguish between programmed and unprogrammed antifuses, and there is no configuration bitstream to intercept.

Additionally, the interconnect elements (i.e., the antifuses and metal tracks) have lower capacitance and lower resistance than any other device of similar capacity, leading to the fastest signal propagation in the industry.

Logic Module Design

The SX family architecture is described as a "sea-of-modules" architecture because the entire floor of the device is covered with a grid of logic modules with virtually no chip area lost to interconnect elements or routing. The Actel SX family provides two types of logic modules, the register cell (R-cell) and the combinatorial cell (C-cell).

The R-cell contains a flip-flop featuring asynchronous clear, asynchronous preset, and clock enable (using the S0 and S1 lines) control signals (Figure 1-2). The R-cell registers feature programmable clock polarity selectable on a register-by-register basis. This provides additional

flexibility while allowing mapping of synthesized functions into the SX FPGA. The clock source for the R-cell can be chosen from either the hardwired clock or the routed clock.




Figure 1-1 • SX Family Interconnect Elements




Figure 1-2 • R-Cell

The C-cell implements a range of combinatorial functions up to 5-inputs (Figure 1-3 on page 1-3). Inclusion of the DB input and its associated inverter function dramatically increases the number of combinatorial functions that can be implemented in a single module from 800 options in previous architectures to more than 4,000 in the SX architecture. An example of the improved flexibility

enabled by the inversion capability is the ability to integrate a 3-input exclusive-OR function into a single C-cell. This facilitates construction of 9-bit parity-tree functions with 2 ns propagation delays. At the same time, the C-cell structure is extremely synthesis friendly, simplifying the overall design and reducing synthesis time.

1-2 v3.2



Chip Architecture

The SX family chip architecture provides a unique approach to module organization and chip routing that delivers the best register/logic mix for a wide variety of new and emerging applications.

Module Organization

Actel has arranged all C-cell and R-cell logic modules into horizontal banks called *clusters*. There are two types of *clusters*: Type 1 contains two C-cells and one R-cell, while Type 2 contains one C-cell and two R-cells.

To increase design efficiency and device performance, Actel has further organized these modules into *SuperClusters* (Figure 1-4). SuperCluster 1 is a two-wide grouping of Type 1 clusters. SuperCluster 2 is a two-wide group containing one Type 1 cluster and one Type 2 cluster. SX devices feature more SuperCluster 1 modules than SuperCluster 2 modules because designers typically require significantly more combinatorial logic than flip-flops.




Figure 1-3 • C-Cell




Figure 1-4 • Cluster Organization



EQ 1-2

Figure 1-9 shows the 5.0 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the A54SX16P device.




Figure 1-9 • 5.0 V PCI Curve for A54SX16P Device

$$I_{OH} = 11.9 \times (V_{OUT} - 5.25) \times (V_{OUT} + 2.45)$$

$$I_{OL} = 78.5 \times V_{OUT} \times (4.4 - V_{OUT})$$
for $V_{CC} > V_{OUT} > 3.1 \text{ V}$

$$EQ 1-1$$

A54SX16P DC Specifications (3.3 V PCI Operation)

Table 1-8 • A54SX16P DC Specifications (3.3 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
V_{CCA}	Supply Voltage for Array		3.0	3.6	V
V_{CCR}	Supply Voltage required for Internal Biasing		3.0	3.6	V
V_{CCI}	Supply Voltage for I/Os		3.0	3.6	V
V_{IH}	Input High Voltage		0.5V _{CC}	$V_{CC} + 0.5$	V
V_{IL}	Input Low Voltage		-0.5	0.3V _{CC}	V
I _{IPU}	Input Pull-up Voltage ¹		0.7V _{CC}		V
I _{IL}	Input Leakage Current ²	$0 < V_{IN} < V_{CC}$		±10	μΑ
V_{OH}	Output High Voltage	I _{OUT} = -500 μA	0.9V _{CC}		V
V_{OL}	Output Low Voltage	I _{OUT} = 1500 μA		0.1V _{CC}	V
C _{IN}	Input Pin Capacitance ³			10	pF
C _{CLK}	CLK Pin Capacitance		5	12	pF
C _{IDSEL}	IDSEL Pin Capacitance ⁴			8	pF

Notes:

- 1. This specification should be guaranteed by design. It is the minimum voltage to which pull-up resistors are calculated to pull a floated network. Applications sensitive to static power utilization should assure that the input buffer is conducting minimum current at this input voltage.
- 2. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.
- 3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).
- 4. Lower capacitance on this input-only pin allows for non-resistive coupling to AD[xx].

1-12 v3.2


A54SX16P AC Specifications (3.3 V PCI Operation)

Table 1-9 • A54SX16P AC Specifications (3.3 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
	Switching Current High	$0 < V_{OUT} \le 0.3 V_{CC}^{1}$			mA
		$0.3V_{CC} \le V_{OUT} < 0.9V_{CC}^{1}$	–12V _{CC}		mA
I _{OH(AC)}		$0.7V_{CC} < V_{OUT} < V_{CC}^{1, 2}$	-17.1 + (V _{CC} - V _{OUT})	EQ 1-3 on page 1-14	
	(Test Point)	$V_{OUT} = 0.7V_{CC}^2$		-32V _{CC}	mA
	Switching Current High	$V_{CC} > V_{OUT} \ge 0.6 V_{CC}^{1}$			mA
1		$0.6V_{CC} > V_{OUT} > 0.1V_{CC}^{1}$	16V _{CC}		mA
I _{OL(AC)}		$0.18V_{CC} > V_{OUT} > 0^{1, 2}$	26.7V _{OUT}	EQ 1-4 on page 1-14	mA
	(Test Point)	$V_{OUT} = 0.18V_{CC}^2$		38V _{CC}	
I _{CL}	Low Clamp Current	$-3 < V_{IN} \le -1$	-25 + (V _{IN} + 1)/0.015		mA
I _{CH}	High Clamp Current	$-3 < V_{IN} \le -1$	25 + (V _{IN} – V _{OUT} – 1)/0.015		mA
slew _R	Output Rise Slew Rate ³	0.2V _{CC} to 0.6V _{CC} load	1	4	V/ns
slew _F	Output Fall Slew Rate ³	0.6V _{CC} to 0.2V _{CC} load	1	4	V/ns

Notes:

- 1. Refer to the V/I curves in Figure 1-10 on page 1-14. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to CLK and RST# which are system outputs. "Switching Current High" specification are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD# which are open drain outputs.
- 2. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (C and D) are provided with the respective diagrams in Figure 1-10 on page 1-14. The equation defined maxima should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.
- 3. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per the latest revision of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is required (the maximum is no longer simply a guideline). Rise slew rate does not apply to open drain outputs.



Step 1: Define Terms Used in Formula

	V_{CCA}	3.3
Module		
Number of logic modules switching at f_m (Used 50%)	m	264
Average logic modules switching rate f_m (MHz) (Guidelines: f/10)	f _m	20
Module capacitance C _{EQM} (pF)	C_{EQM}	4.0
Input Buffer		
Number of input buffers switching at f_n	n	1
Average input switching rate f _n (MHz) (Guidelines: f/5)	f _n	40
Input buffer capacitance C _{EQI} (pF)	C_{EQI}	3.4
Output Buffer		
Number of output buffers switching at f_p	p	1
Average output buffers switching rate fp(MHz) (Guidelines: f/10)	f_p	20
Output buffers buffer capacitance C _{EQO} (pF)	C_{EQO}	4.7
Output Load capacitance C _L (pF)	C_L	35
RCLKA		
Number of Clock loads q ₁	q_1	528
Capacitance of routed array clock (pF)	C_{EQCR}	1.6
Average clock rate (MHz)	f_{q1}	200
Fixed capacitance (pF)	r ₁	138
RCLKB		
Number of Clock loads q ₂	q_2	0
Capacitance of routed array clock (pF)	C_{EQCR}	1.6
Average clock rate (MHz)	f_{q2}	0
Fixed capacitance (pF)	r ₂	138
HCLK		
Number of Clock loads	s ₁	0
Variable capacitance of dedicated array clock (pF)	C_{EQHV}	0.61 5
Fixed capacitance of dedicated array clock (pF)	C_{EQHF}	96
Average clock rate (MHz)	f_{s1}	0

Step 2: Calculate Dynamic Power Consumption

$V_{CCA} \times V_{CCA}$	10.89
$m \times f_m \times C_{EQM}$	0.02112
$n \times f_n \times C_{EQI}$	0.000136
$p \times f_p \times (C_{EQO} + C_L)$	0.000794
$0.5 (q_1 \times C_{EQCR} \times f_{q1}) + (r_1 \times f_{q1})$	0.11208
$0.5(q_2 \times C_{EQCR} \times f_{q2}) + (r_2 \times f_{q2})$	0
$0.5 (s_1 \times C_{EQHV} \times f_{s1}) + (C_{EQHF} \times f_{s1})$	0
$P_{AC} = 1.461 \text{ W}$	

Step 3: Calculate DC Power Dissipation DC Power Dissipation

$$\begin{split} P_{DC} &= (I_{standby}) \times V_{CCA} + (I_{standby}) \times V_{CCR} + (I_{standby}) \times \\ V_{CCI} &+ X \times V_{OL} \times I_{OL} + Y(V_{CCI} - V_{OH}) \times V_{OH} \end{split}$$

EQ 1-12

For a rough estimate of DC Power Dissipation, only use $P_{DC} = (I_{standby}) \times V_{CCA}$. The rest of the formula provides a very small number that can be considered negligible.

$$P_{DC} = (I_{standby}) \times V_{CCA}$$

 $P_{DC} = .55 \text{ mA} \times 3.3 \text{ V}$
 $P_{DC} = 0.001815 \text{ W}$

Step 4: Calculate Total Power Consumption

$$P_{Total} = P_{AC} + P_{DC}$$

 $P_{Total} = 1.461 + 0.001815$
 $P_{Total} = 1.4628 W$

Step 5: Compare Estimated Power Consumption against Characterized Power Consumption

The estimated total power consumption for this design is 1.46 W. The characterized power consumption for this design at 200 MHz is 1.0164 W.

1-18 v3.2



Figure 1-11 shows the characterized power dissipation numbers for the shift register design using frequencies ranging from 1 MHz to 200 MHz.




Figure 1-11 • Power Dissipation

Junction Temperature (T_J)

The temperature that you select in Designer Series software is the junction temperature, not ambient temperature. This is an important distinction because the heat generated from dynamic power consumption is usually hotter than the ambient temperature. Use the equation below to calculate junction temperature.

Junction Temperature = $\Delta T + T_a$

EQ 1-13

Where:

T_a = Ambient Temperature

 ΔT = Temperature gradient between junction (silicon) and ambient

 $\Delta T = \theta_{ja} \times P$

P = Power calculated from Estimating Power Consumption section

 θ_{ja} = Junction to ambient of package. θ_{ja} numbers are located in the "Package Thermal Characteristics" section

Package Thermal Characteristics

The device junction to case thermal characteristic is θ_{jc} , and the junction to ambient air characteristic is θ_{ja} . The thermal characteristics for θ_{ja} are shown with two different air flow rates.

The maximum junction temperature is 150 °C.

A sample calculation of the absolute maximum power dissipation allowed for a TQFP 176-pin package at commercial temperature and still air is as follows:


Maximum Power Allowed =
$$\frac{\text{Max. junction temp. (°C)} - \text{Max. ambient temp. (°C)}}{\theta_{ja}}$$
 = $\frac{150^{\circ}\text{C} - 70^{\circ}\text{C}}{28^{\circ}\text{C/W}}$ = 2.86 W

v3.2

EQ 1-14

1-19

SX Timing Model



Note: Values shown for A54SX08-3, worst-case commercial conditions.

Figure 1-12 • SX Timing Model

Hardwired Clock Routed Clock External Setup = $t_{INY} + t_{IRD1} + t_{SUD} - t_{RCKH}$ External Setup = $t_{INY} + t_{IRD1} + t_{SUD} - t_{HCKH}$ = 1.5 + 0.3 + 0.5 - 1.0 = 1.3 ns= 1.5 + 0.3 + 0.5 - 1.5 = 0.8 nsEQ 1-15 EQ 1-17 Clock-to-Out (Pin-to-Pin) Clock-to-Out (Pin-to-Pin) $= t_{HCKH} + t_{RCO} + t_{RD1} + t_{DHL}$ = $t_{RCKH} + t_{RCO} + t_{RD1} + t_{DHL}$ = 1.0 + 0.8 + 0.3 + 1.6 = 3.7 ns= 1.52 + 0.8 + 0.3 + 1.6 = 4.2 nsEQ 1-16 EQ 1-18



Table 1-19 • A54SX16P Timing Characteristics (Continued) (Worst-Case Commercial Conditions, V_{CCR} = 4.75 V, V_{CCA},V_{CCI} = 3.0 V, T_J = 70°C)

		'-3' \$	peed	'-2' \$	'-2' Speed		Speed	'Std' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Мах.	Units
Dedicated (Hardwired) Array Clock Network										
t _{HCKH}	Input LOW to HIGH (pad to R-Cell input)		1.2		1.4		1.5		1.8	ns
t _{HCKL}	Input HIGH to LOW (pad to R-Cell input)		1.2		1.4		1.6		1.9	ns
t _{HPWH}	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
t _{HPWL}	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
t _{HCKSW}	Maximum Skew		0.2		0.2		0.3		0.3	ns
t _{HP}	Minimum Period	2.7		3.1		3.6		4.2		ns
f _{HMAX}	Maximum Frequency		350		320		280		240	MHz
Routed Arra	ay Clock Networks									
t _{RCKH}	Input LOW to HIGH (light load) (pad to R-Cell input)		1.6		1.8		2.1		2.5	ns
t _{RCKL}	Input HIGH to LOW (Light Load) (pad to R-Cell input)		1.8		2.0		2.3		2.7	ns
t _{RCKH}	Input LOW to HIGH (50% load) (pad to R-Cell input)		1.8		2.1		2.5		2.8	ns
t _{RCKL}	Input HIGH to LOW (50% load) (pad to R-Cell input)		2.0		2.2		2.5		3.0	ns
t _{RCKH}	Input LOW to HIGH (100% load) (pad to R-Cell input)		1.8		2.1		2.4		2.8	ns
t _{RCKL}	Input HIGH to LOW (100% load) (pad to R-Cell input)		2.0		2.2		2.5		3.0	ns
t _{RPWH}	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
t _{RPWL}	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
t _{RCKSW}	Maximum Skew (light load)		0.5		0.5		0.5		0.7	ns
t _{RCKSW}	Maximum Skew (50% load)		0.5		0.6		0.7		8.0	ns
t _{RCKSW}	Maximum Skew (100% load)		0.5		0.6		0.7		8.0	ns
TTL Output	Module Timing									
t _{DLH}	Data-to-Pad LOW to HIGH		2.4		2.8		3.1		3.7	ns
t _{DHL}	Data-to-Pad HIGH to LOW		2.3		2.9		3.2		3.8	ns
t _{ENZL}	Enable-to-Pad, Z to L		3.0		3.4		3.9		4.6	ns
t _{ENZH}	Enable-to-Pad, Z to H		3.3		3.8		4.3		5.0	ns
t _{ENLZ}	Enable-to-Pad, L to Z		2.3		2.7		3.0		3.5	ns
t _{ENHZ}	Enable-to-Pad, H to Z		2.8		3.2		3.7		4.3	ns

Note:

- 1. For dual-module macros, use t_{PD} + t_{RD1} + t_{PDn} , t_{RCO} + t_{RD1} + t_{PDn} , or t_{PD1} + t_{RD1} + t_{SUD} , whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- 3. Delays based on 10 pF loading.

208-Pin PQFP					
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function		
1	GND	GND	GND		
2	TDI, I/O	TDI, I/O	TDI, I/O		
3	I/O	1/0	I/O		
4	NC	1/0	I/O		
5	I/O	1/0	I/O		
6	NC	1/0	I/O		
7	I/O	1/0	I/O		
8	I/O	1/0	I/O		
9	I/O	1/0	I/O		
10	I/O	1/0	I/O		
11	TMS	TMS	TMS		
12	V _{CCI}	V _{CCI}	V _{CCI}		
13	I/O	1/0	I/O		
14	NC	1/0	I/O		
15	I/O	I/O	I/O		
16	I/O	I/O	I/O		
17	NC	1/0	I/O		
18	I/O	1/0	I/O		
19	I/O	1/0	I/O		
20	NC	1/0	I/O		
21	I/O	I/O	I/O		
22	I/O	I/O	I/O		
23	NC	1/0	I/O		
24	I/O	I/O	I/O		
25	V_{CCR}	V_{CCR}	V_{CCR}		
26	GND	GND	GND		
27	V_{CCA}	V _{CCA}	V_{CCA}		
28	GND	GND	GND		
29	I/O	1/0	I/O		
30	I/O	1/0	I/O		
31	NC	1/0	I/O		
32	I/O	I/O	I/O		
33	I/O	I/O	I/O		
34	I/O	I/O	I/O		
35	NC	I/O	I/O		
36	I/O	I/O	I/O		

208-Pin PQFP					
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function		
37	I/O	I/O	I/O		
38	I/O	I/O	I/O		
39	NC	I/O	I/O		
40	V _{CCI}	V _{CCI}	V _{CCI}		
41	V_{CCA}	V_{CCA}	V_{CCA}		
42	I/O	I/O	I/O		
43	I/O	I/O	I/O		
44	I/O	I/O	I/O		
45	I/O	I/O	I/O		
46	I/O	I/O	I/O		
47	I/O	I/O	I/O		
48	NC	I/O	I/O		
49	I/O	I/O	I/O		
50	NC	I/O	I/O		
51	I/O	I/O	I/O		
52	GND	GND	GND		
53	I/O	1/0	I/O		
54	I/O	1/0	I/O		
55	I/O	I/O	I/O		
56	I/O	I/O	I/O		
57	I/O	I/O	I/O		
58	I/O	I/O	I/O		
59	I/O	I/O	I/O		
60	V _{CCI}	V _{CCI}	V _{CCI}		
61	NC	I/O	I/O		
62	I/O	I/O	I/O		
63	I/O	I/O	I/O		
64	NC	I/O	I/O		
65*	I/O	I/O	NC*		
66	I/O	I/O	I/O		
67	NC	I/O	I/O		
68	I/O	I/O	I/O		
69	I/O	I/O	I/O		
70	NC	I/O	I/O		
71	I/O	I/O	I/O		
72	I/O	I/O	I/O		

Note: * Note that Pin 65 in the A54SX32—PQ208 is a no connect (NC).

2-4 v3.2

144-Pin TQFP						
Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function			
1	GND	GND	GND			
2	TDI, I/O	TDI, I/O	TDI, I/O			
3	I/O	1/0	I/O			
4	I/O	1/0	I/O			
5	I/O	1/0	I/O			
6	I/O	1/0	1/0			
7	I/O	1/0	I/O			
8	I/O	I/O	1/0			
9	TMS	TMS	TMS			
10	V _{CCI}	V_{CCI}	V _{CCI}			
11	GND	GND	GND			
12	I/O	I/O	1/0			
13	I/O	1/0	I/O			
14	I/O	I/O	1/0			
15	I/O	I/O	1/0			
16	I/O	I/O	I/O			
17	I/O	1/0	1/0			
18	I/O	I/O	1/0			
19	V_{CCR}	V_{CCR}	V_{CCR}			
20	V_{CCA}	V_{CCA}	V_{CCA}			
21	I/O	1/0	I/O			
22	I/O	1/0	I/O			
23	I/O	1/0	I/O			
24	I/O	1/0	I/O			
25	I/O	1/0	I/O			
26	I/O	1/0	I/O			
27	I/O	1/0	I/O			
28	GND	GND	GND			
29	V _{CCI}	V _{CCI}	V _{CCI}			
30	V_{CCA}	V _{CCA}	V _{CCA}			
31	I/O	1/0	I/O			
32	I/O	1/0	I/O			
33	I/O	I/O	1/0			
34	I/O	I/O	1/0			
35	I/O	I/O	I/O			
36	GND	GND	GND			

144-Pin TQFP					
Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function		
37	I/O	1/0	I/O		
38	I/O	1/0	I/O		
39	I/O	1/0	I/O		
40	I/O	1/0	I/O		
41	I/O	1/0	I/O		
42	I/O	1/0	I/O		
43	I/O	1/0	I/O		
44	V _{CCI}	V _{CCI}	V _{CCI}		
45	I/O	I/O	I/O		
46	I/O	I/O	I/O		
47	I/O	I/O	I/O		
48	I/O	I/O	I/O		
49	I/O	I/O	I/O		
50	I/O	1/0	I/O		
51	I/O	1/0	I/O		
52	I/O	I/O	I/O		
53	I/O	1/0	I/O		
54	PRB, I/O	PRB, I/O	PRB, I/O		
55	I/O	I/O	I/O		
56	V_{CCA}	V_{CCA}	V_{CCA}		
57	GND	GND	GND		
58	V_{CCR}	V_{CCR}	V_{CCR}		
59	I/O	1/0	I/O		
60	HCLK	HCLK	HCLK		
61	I/O	I/O	I/O		
62	I/O	1/0	I/O		
63	I/O	1/0	I/O		
64	I/O	1/0	I/O		
65	I/O	I/O	I/O		
66	I/O	I/O	I/O		
67	I/O	I/O	I/O		
68	V _{CCI}	V _{CCI}	V _{CCI}		
69	I/O	I/O	I/O		
70	I/O	1/0	I/O		
71	TDO, I/O	TDO, I/O	TDO, I/O		
72	I/O	I/O	I/O		
		-			

2-8 v3.2



144-Pin TQFP						
Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function			
73	GND	GND	GND			
74	I/O	1/0	I/O			
75	I/O	I/O	I/O			
76	I/O	I/O	I/O			
77	I/O	I/O	I/O			
78	I/O	I/O	I/O			
79	V_{CCA}	V_{CCA}	V_{CCA}			
80	V _{CCI}	V _{CCI}	V_{CCI}			
81	GND	GND	GND			
82	I/O	I/O	I/O			
83	I/O	I/O	I/O			
84	I/O	I/O	I/O			
85	I/O	I/O	I/O			
86	I/O	1/0	I/O			
87	I/O	1/0	I/O			
88	I/O	1/0	I/O			
89	V _{CCA}	V _{CCA}	V _{CCA}			
90	V_{CCR}	V_{CCR}	V_{CCR}			
91	I/O	1/0	I/O			
92	I/O	1/0	I/O			
93	I/O	1/0	I/O			
94	I/O	1/0	I/O			
95	I/O	1/0	I/O			
96	I/O	1/0	I/O			
97	I/O	I/O	I/O			
98	V_{CCA}	V_{CCA}	V_{CCA}			
99	GND	GND	GND			
100	I/O	I/O	I/O			
101	GND	GND	GND			
102	V _{CCI}	V _{CCI}	V _{CCI}			
103	I/O	I/O	I/O			
104	I/O	1/0	I/O			
105	I/O	1/0	I/O			
106	I/O	1/0	I/O			
107	I/O	1/0	I/O			
108	I/O	I/O	I/O			

144-Pin TQFP			
Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function
109	GND	GND	GND
110	I/O	1/0	I/O
111	I/O	1/0	1/0
112	I/O	1/0	I/O
113	I/O	1/0	I/O
114	I/O	1/0	1/0
115	V _{CCI}	V _{CCI}	V _{CCI}
116	I/O	I/O	I/O
117	I/O	1/0	I/O
118	I/O	1/0	I/O
119	I/O	1/0	I/O
120	I/O	1/0	I/O
121	I/O	1/0	I/O
122	I/O	1/0	I/O
123	I/O	1/0	I/O
124	I/O	1/0	I/O
125	CLKA	CLKA	CLKA
126	CLKB	CLKB	CLKB
127	V_{CCR}	V_{CCR}	V_{CCR}
128	GND	GND	GND
129	V_{CCA}	V_{CCA}	V_{CCA}
130	I/O	I/O	I/O
131	PRA, I/O	PRA, I/O	PRA, I/O
132	I/O	I/O	I/O
133	I/O	1/0	I/O
134	I/O	1/0	I/O
135	I/O	1/0	I/O
136	I/O	I/O	I/O
137	I/O	I/O	I/O
138	I/O	I/O	I/O
139	I/O	I/O	I/O
140	V _{CCI}	V _{CCI}	V _{CCI}
141	I/O	I/O	I/O
142	I/O	I/O	I/O
143	I/O	1/0	I/O
144	TCK, I/O	TCK, I/O	TCK, I/O

v3.2 2-9



176-Pin TQFP			
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function
1	GND	GND	GND
2	TDI, I/O	TDI, I/O	TDI, I/O
3	NC	1/0	I/O
4	I/O	1/0	I/O
5	I/O	1/0	I/O
6	I/O	1/0	I/O
7	I/O	1/0	I/O
8	I/O	1/0	I/O
9	I/O	I/O	I/O
10	TMS	TMS	TMS
11	V _{CCI}	V _{CCI}	V _{CCI}
12	NC	I/O	I/O
13	I/O	I/O	I/O
14	I/O	1/0	I/O
15	I/O	1/0	I/O
16	I/O	I/O	I/O
17	I/O	I/O	I/O
18	I/O	I/O	I/O
19	I/O	I/O	I/O
20	I/O	1/0	I/O
21	GND	GND	GND
22	V _{CCA}	V _{CCA}	V _{CCA}
23	GND	GND	GND
24	I/O	I/O	I/O
25	I/O	I/O	I/O
26	I/O	I/O	I/O
27	I/O	I/O	I/O
28	I/O	I/O	I/O
29	I/O	I/O	I/O
30	I/O	I/O	I/O
31	I/O	I/O	I/O
32	V _{CCI}	V _{CCI}	V _{CCI}
33	V _{CCA}	V _{CCA}	V _{CCA}
34	I/O	1/0	1/0

176-Pin TQFP			
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function
35	I/O	1/0	I/O
36	I/O	I/O	1/0
37	I/O	1/0	I/O
38	I/O	I/O	1/0
39	I/O	I/O	1/0
40	NC	I/O	1/0
41	I/O	I/O	1/0
42	NC	I/O	I/O
43	I/O	I/O	1/0
44	GND	GND	GND
45	I/O	I/O	I/O
46	I/O	I/O	1/0
47	I/O	I/O	1/0
48	I/O	I/O	I/O
49	I/O	I/O	I/O
50	I/O	I/O	1/0
51	I/O	1/0	1/0
52	V _{CCI}	V _{CCI}	V _{CCI}
53	I/O	1/0	1/0
54	NC	1/0	1/0
55	I/O	1/0	1/0
56	I/O	1/0	1/0
57	NC	1/0	1/0
58	I/O	1/0	1/0
59	I/O	1/0	1/0
60	I/O	1/0	1/0
61	1/0	1/0	1/0
62	1/0	1/0	I/O
63	1/0	I/O	1/0
64	PRB, I/O	PRB, I/O	PRB, I/O
65	GND	GND	GND
66	V_{CCA}	V _{CCA}	V_{CCA}
67	V_{CCR}	V_{CCR}	V_{CCR}
68	I/O	1/0	I/O

v3.2 2-11

100-Pin VQFP




Figure 2-5 • 100-Pin VQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

2-14 v3.2

313-Pin PBGA




Figure 2-6 • 313-Pin PBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

2-16 v3.2

329-Pin PBGA




Figure 2-7 • 329-Pin PBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

v3.2 2-19

329-Pin PBGA		
Pin Number	A54SX32 Function	
A1	GND	
A2	GND	
А3	V _{CCI}	
A4	NC	
A5	I/O	
A6	I/O	
A7	V _{CCI}	
A8	NC	
A9	I/O	
A10	I/O	
A11	I/O	
A12	I/O	
A13	CLKB	
A14	I/O	
A15	I/O	
A16	I/O	
A17	I/O	
A18	I/O	
A19	I/O	
A20	I/O	
A21	NC	
A22	V _{CCI}	
A23	GND	
AA1	V _{CCI}	
AA2	I/O	
AA3	GND	
AA4	I/O	
AA5	I/O	
AA6	I/O	
AA7	I/O	
AA8	1/0	
AA9	1/0	
AA10	I/O	
AA11	1/0	
AA12	1/0	

329-Pin PBGA		
Pin Number	A54SX32 Function	
AA13	1/0	
AA14	1/0	
AA15	I/O	
AA16	I/O	
AA17	1/0	
AA18	I/O	
AA19	I/O	
AA20	TDO, I/O	
AA21	V _{CCI}	
AA22	1/0	
AA23	V _{CCI}	
AB1	1/0	
AB2	GND	
AB3	1/0	
AB4	1/0	
AB5	1/0	
AB6	1/0	
AB7	1/0	
AB8	1/0	
AB9	1/0	
AB10	1/0	
AB11	PRB, I/O	
AB12	1/0	
AB13	HCLK	
AB14	1/0	
AB15	1/0	
AB16	1/0	
AB17	1/0	
AB18	1/0	
AB19	1/0	
AB20	I/O	
AB21	I/O	
AB22	GND	
AB23	1/0	
AC1	GND	

329-Pin PBGA		
Pin Number	A54SX32 Function	
AC2	V _{CCI}	
AC3	NC	
AC4	1/0	
AC5	I/O	
AC6	I/O	
AC7	I/O	
AC8	1/0	
AC9	V _{CCI}	
AC10	I/O	
AC11	I/O	
AC12	I/O	
AC13	1/0	
AC14	1/0	
AC15	NC	
AC16	1/0	
AC17	I/O	
AC18	1/0	
AC19	I/O	
AC20	I/O	
AC21	NC	
AC22	V _{CCI}	
AC23	GND	
B1	V _{CCI}	
B2	GND	
В3	I/O	
В4	I/O	
B5	I/O	
В6	I/O	
В7	I/O	
B8	I/O	
В9	I/O	
B10	I/O	
B11	1/0	
B12	PRA, I/O	
B13	CLKA	

329-Pin PBGA		
Pin Number	A54SX32 Function	
B14	1/0	
B15	1/0	
B16		
	1/0	
B17	1/0	
B18	1/0	
B19	1/0	
B20	I/O	
B21	I/O	
B22	GND	
B23	V _{CCI}	
C1	NC	
C2	TDI, I/O	
C3	GND	
C4	1/0	
C5	1/0	
C6	I/O	
C7	1/0	
C8	I/O	
С9	I/O	
C10	I/O	
C11	I/O	
C12	I/O	
C13	I/O	
C14	I/O	
C15	I/O	
C16	I/O	
C17	I/O	
C18	I/O	
C19	I/O	
C20	I/O	
C21	V _{CCI}	
C22	GND	
C23	NC	
D1	I/O	
D2	I/O	

2-20 v3.2

Datasheet Information

List of Changes

The following table lists critical changes that were made in the current version of the document.

Previous Version	Changes in Current Version (v3.2)	Page
v3.1	The "Ordering Information" was updated to include RoHS information.	1-ii
(June 2003)	The Product Plan was removed since all products have been released.	N/A
	Information concerning the TRST pin in the "Probe Circuit Control Pins" section was removed.	1-6
	The "Dedicated Test Mode" section is new.	1-6
	The "Programming" section is new.	1-7
	A note was added to the "Power-Up Sequencing" table.	1-15
	A note was added to the "Power-Down Sequencing" table. The 3.3 V comments were updated for the following devices: A54SX08, A54SX16, A54SX32.	1-15
	U11 and U13 were added to the "313-Pin PBGA" table.	2-17
v3.0.1	Storage temperature in Table 1-3 was updated.	1-7
	Table 1-1 was updated.	1-5

Datasheet Categories

In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Datasheet Supplement." The definitions of these categories are as follows:

Product Brief

The product brief is a summarized version of a datasheet (advanced or production) containing general product information. This brief gives an overview of specific device and family information.

Advanced

This datasheet version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

Unmarked (production)

This datasheet version contains information that is considered to be final.

Datasheet Supplement

The datasheet supplement gives specific device information for a derivative family that differs from the general family datasheet. The supplement is to be used in conjunction with the datasheet to obtain more detailed information and for specifications that do not differ between the two families.

International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR)

The products described in this datasheet are subject to the International Traffic in Arms Regulations (ITAR) or the Export Administration Regulations (EAR). They may require an approved export license prior to their export. An export can include a release or disclosure to a foreign national inside or outside the United States.