

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs


The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	1452
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	147
Number of Gates	24000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	176-LQFP
Supplier Device Package	176-TQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a54sx16-1tq176

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Ordering Information



Plastic Device Resources

			User I/Os (including clock buffers)										
Device	PLCC 84-Pin	VQFP 100-Pin	PQFP 208-Pin	TQFP 144-Pin	TQFP 176-Pin	PBGA 313-Pin	PBGA 329-Pin	FBGA 144-Pin					
A54SX08	69	81	130	113	128	_	_	111					
A54SX16	_	81	175	-	147	_	_	_					
A54SX16P	_	81	175	113	147	_	_	_					
A54SX32	_	-	174	113	147	249	249	_					

Note: Package Definitions (Consult your local Actel sales representative for product availability):

PLCC = Plastic Leaded Chip Carrier

PQFP = Plastic Quad Flat Pack

TQFP = Thin Quad Flat Pack

VQFP = Very Thin Quad Flat Pack

PBGA = Plastic Ball Grid Array

FBGA = Fine Pitch (1.0 mm) Ball Grid Array

ii v3.2

Table of Contents

SX Family FPGAs
General Description 1-
SX Family Architecture
Programming
3.3 V / 5 V Operating Conditions 1-
PCI Compliance for the SX Family1-
A54SX16P AC Specifications for (PCI Operation)
A54SX16P DC Specifications (3.3 V PCI Operation)
A54SX16P AC Specifications (3.3 V PCI Operation)
Power-Up Sequencing 1-1
Power-Down Sequencing
Evaluating Power in SX Devices
SX Timing Model 1-2
Timing Characteristics 1-23
Package Pin Assignments
84-Pin PLCC
208-Pin PQFP
144-Pin TQFP
176-Pin TQFP
100-Pin VQFP
313-Pin PBGA
329-Pin PBGA
144-Pin FBGA
Datasheet Information
List of Changes
Datasheet Categories
International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR)
NEULIALIUIIS (EAN)



General Description

The Actel SX family of FPGAs features a sea-of-modules architecture that delivers device performance and integration levels not currently achieved by any other FPGA architecture. SX devices greatly simplify design time, enable dramatic reductions in design costs and power consumption, and further decrease time to market for performance-intensive applications.

The Actel SX architecture features two types of logic modules, the combinatorial cell (C-cell) and the register cell (R-cell), each optimized for fast and efficient mapping of synthesized logic functions. The routing and interconnect resources are in the metal layers above the logic modules, providing optimal use of silicon. This enables the entire floor of the device to be spanned with an uninterrupted grid of fine-grained, synthesis-friendly logic modules (or "sea-of-modules"), which reduces the distance signals have to travel between logic modules. To minimize signal propagation delay, SX devices employ both local and general routing resources. The high-speed local routing resources (DirectConnect and FastConnect) enable very fast local signal propagation that is optimal for fast counters, state machines, and datapath logic. The general system of segmented routing tracks allows any logic module in the array to be connected to any other logic or I/O module. Within this system, propagation delay is minimized by limiting the number of antifuse interconnect elements to five (90 percent of connections typically use only three antifuses). The unique local and general routing structure featured in SX devices gives fast and predictable performance, allows 100 percent pin-locking with full logic utilization, enables concurrent PCB development, reduces design time, and allows designers to achieve performance goals with minimum effort.

Further complementing SX's flexible routing structure is a hardwired, constantly loaded clock network that has been tuned to provide fast clock propagation with minimal clock skew. Additionally, the high performance of the internal logic has eliminated the need to embed latches or flip-flops in the I/O cells to achieve fast clock-to-out or fast input setup times. SX devices have easy to use I/O cells that do not require HDL instantiation, facilitating design reuse and reducing design and verification time.

SX Family Architecture

The SX family architecture was designed to satisfy nextgeneration performance and integration requirements for production-volume designs in a broad range of applications.

Programmable Interconnect Element

The SX family provides efficient use of silicon by locating the routing interconnect resources between the Metal 2 (M2) and Metal 3 (M3) layers (Figure 1-1 on page 1-2). This completely eliminates the channels of routing and interconnect resources between logic modules (as implemented on SRAM FPGAs and previous generations of antifuse FPGAs), and enables the entire floor of the device to be spanned with an uninterrupted grid of logic modules.

Interconnection between these logic modules is achieved using The Actel patented metal-to-metal programmable antifuse interconnect elements, which are embedded between the M2 and M3 layers. The antifuses are normally open circuit and, when programmed, form a permanent low-impedance connection.

The extremely small size of these interconnect elements gives the SX family abundant routing resources and provides excellent protection against design pirating. Reverse engineering is virtually impossible because it is extremely difficult to distinguish between programmed and unprogrammed antifuses, and there is no configuration bitstream to intercept.

Additionally, the interconnect elements (i.e., the antifuses and metal tracks) have lower capacitance and lower resistance than any other device of similar capacity, leading to the fastest signal propagation in the industry.

Logic Module Design

The SX family architecture is described as a "sea-of-modules" architecture because the entire floor of the device is covered with a grid of logic modules with virtually no chip area lost to interconnect elements or routing. The Actel SX family provides two types of logic modules, the register cell (R-cell) and the combinatorial cell (C-cell).

Routing Resources

Clusters and SuperClusters can be connected through the use of two innovative local routing resources called *FastConnect* and *DirectConnect*, which enable extremely fast and predictable interconnection of modules within clusters and SuperClusters (Figure 1-5 and Figure 1-6). This routing architecture also dramatically reduces the number of antifuses required to complete a circuit, ensuring the highest possible performance.




Figure 1-5 • DirectConnect and FastConnect for Type 1 SuperClusters




Figure 1-6 • DirectConnect and FastConnect for Type 2 SuperClusters

1-4 v3.2

DirectConnect is a horizontal routing resource that provides connections from a C-cell to its neighboring R-cell in a given SuperCluster. DirectConnect uses a hardwired signal path requiring no programmable interconnection to achieve its fast signal propagation time of less than 0.1 ns.

FastConnect enables horizontal routing between any two logic modules within a given SuperCluster and vertical routing with the SuperCluster immediately below it. Only one programmable connection is used in a FastConnect path, delivering maximum pin-to-pin propagation of 0.4 ns.

In addition to DirectConnect and FastConnect, the architecture makes use of two globally oriented routing resources known as segmented routing and high-drive routing. The Actel segmented routing structure provides a variety of track lengths for extremely fast routing between SuperClusters. The exact combination of track lengths and antifuses within each path is chosen by the 100 percent automatic place-and-route software to minimize signal propagation delays.

The Actel high-drive routing structure provides three clock networks. The first clock, called HCLK, is hardwired from the HCLK buffer to the clock select multiplexer (MUX) in each R-cell. This provides a fast propagation path for the clock signal, enabling the 3.7 ns clock-to-out (pin-to-pin) performance of the SX devices. The hardwired clock is tuned to provide clock skew as low as 0.25 ns. The remaining two clocks (CLKA, CLKB) are global clocks that can be sourced from external pins or from internal logic signals within the SX device.

Other Architectural Features

Technology

The Actel SX family is implemented on a high-voltage twin-well CMOS process using 0.35 μ design rules. The metal-to-metal antifuse is made up of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ("on" state) resistance of 25 Ω with a capacitance of 1.0 fF for low signal impedance.

Performance

The combination of architectural features described above enables SX devices to operate with internal clock frequencies exceeding 300 MHz, enabling very fast execution of even complex logic functions. Thus, the SX family is an optimal platform upon which to integrate the functionality previously contained in multiple CPLDs. In addition, designs that previously would have required a gate array to meet performance goals can now be integrated into an SX device with dramatic improvements in cost and time to market. Using timingdriven place-and-route tools, designers can achieve highly deterministic device performance. With SX devices, designers do not need to use complicated performance-enhancing design techniques such as the use of redundant logic to reduce fanout on critical nets or the instantiation of macros in HDL code to achieve high performance.

I/O Modules

Each I/O on an SX device can be configured as an input, an output, a tristate output, or a bidirectional pin.

Even without the inclusion of dedicated I/O registers, these I/Os, in combination with array registers, can achieve clock-to-out (pad-to-pad) timing as fast as 3.7 ns. I/O cells that have embedded latches and flip-flops require instantiation in HDL code; this is a design complication not encountered in SX FPGAs. Fast pin-to-pin timing ensures that the device will have little trouble interfacing with any other device in the system, which in turn enables parallel design of system components and reduces overall design time.

Power Requirements

The SX family supports 3.3 V operation and is designed to tolerate 5.0 V inputs. (Table 1-1). Power consumption is extremely low due to the very short distances signals are required to travel to complete a circuit. Power requirements are further reduced because of the small number of low-resistance antifuses in the path. The antifuse architecture does not require active circuitry to hold a charge (as do SRAM or EPROM), making it the lowest power architecture on the market.

Table 1-1 • Supply Voltages

Device	V _{CCA}	V _{CCI}	V _{CCR}	Maximum Input Tolerance	Maximum Output Drive
A54SX08 A54SX16 A54SX32	3.3 V	3.3 V	5.0 V	5.0 V	3.3 V
A54SX16-P*	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
	3.3 V	3.3 V	5.0 V	5.0 V	3.3 V
	3.3 V	5.0 V	5.0 V	5.0 V	5.0 V

Note: *A54SX16-P has three different entries because it is capable of both a 3.3 V and a 5.0 V drive.



PCI Compliance for the SX Family

The SX family supports 3.3 V and 5.0 V PCI and is compliant with the PCI Local Bus Specification Rev. 2.1.

Table 1-6 • A54SX16P DC Specifications (5.0 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
V_{CCA}	Supply Voltage for Array		3.0	3.6	V
V_{CCR}	Supply Voltage required for Internal Biasing		4.75	5.25	V
V _{CCI}	Supply Voltage for I/Os		4.75	5.25	V
V _{IH}	Input High Voltage ¹		2.0	$V_{CC} + 0.5$	V
V _{IL}	Input Low Voltage ¹		-0.5	0.8	V
I _{IH}	Input High Leakage Current	V _{IN} = 2.7		70	μΑ
I _{IL}	Input Low Leakage Current	V _{IN} = 0.5		-70	μΑ
V _{OH}	Output High Voltage	$I_{OUT} = -2 \text{ mA}$	2.4		V
V _{OL}	Output Low Voltage ²	I _{OUT} = 3 mA, 6 mA		0.55	V
C _{IN}	Input Pin Capacitance ³			10	рF
C _{CLK}	CLK Pin Capacitance		5	12	рF
C _{IDSEL}	IDSEL Pin Capacitance ⁴			8	pF

Notes:

- 1. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.
- 2. Signals without pull-up resistors must have 3 mA low output current. Signals requiring pull-up must have 6 mA; the latter include, FRAME#, IRDY#, TRDY#, DEVSEL#, STOP#, SERR#, PERR#, LOCK#, and, when used, AD[63::32], C/BE[7::4]#, PAR64, REQ64#, and ACK64#.
- 3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).
- 4. Lower capacitance on this input-only pin allows for non-resistive coupling to AD[xx].


A54SX16P AC Specifications for (PCI Operation)

Table 1-7 • A54SX16P AC Specifications for (PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
I _{OH(AC)}	Switching Current High	$0 < V_{OUT} \le 1.4^{1}$	-44		mA
		$1.4 \le V_{OUT} < 2.4^{1, 2}$	-44 + (V _{OUT} - 1.4)/0.024		mA
		$3.1 < V_{OUT} < V_{CC}^{1, 3}$		EQ 1-1 on page 1-11	
	(Test Point)	$V_{OUT} = 3.1^3$		-142	mA
I _{OL(AC)}	Switching Current High	$V_{OUT} \ge 2.2^1$	95		mA
		$2.2 > V_{OUT} > 0.55^{1}$	V _{OUT} /0.023		
		$0.71 > V_{OUT} > 0^{1, 3}$		EQ 1-2 on page 1-11	mA
	(Test Point)	$V_{OUT} = 0.71^3$		206	mA
I _{CL}	Low Clamp Current	$-5 < V_{IN} \le -1$	-25 + (V _{IN} + 1)/0.015		mA
slew _R	Output Rise Slew Rate	0.4 V to 2.4 V load ⁴	1	5	V/ns
slew _F	Output Fall Slew Rate	2.4 V to 0.4 V load ⁴	1	5	V/ns

Notes:

- 1. Refer to the V/I curves in Figure 1-9 on page 1-11. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half-size output drivers may be used on these signals. This specification does not apply to CLK and RST#, which are system outputs. "Switching Current High" specifications are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD#, which are open drain outputs.
- 2. Note that this segment of the minimum current curve is drawn from the AC drive point directly to the DC drive point rather than toward the voltage rail (as is done in the pull-down curve). This difference is intended to allow for an optional N-channel pull-up.
- 3. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (A and B) are provided with the respective diagrams in Figure 1-9 on page 1-11. The equation defined maxima should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.
- 4. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per revision 2.0 of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is now required (the maximum is no longer simply a guideline). Since adherence to the maximum slew rate was not required prior to revision 2.1 of the specification, there may be components in the market for some time that have faster edge rates; therefore, motherboard designers must bear in mind that rise and fall times faster than this specification could occur, and should ensure that signal integrity modeling accounts for this. Rise slew rate does not apply to open drain outputs.



1-10 v3.2

A54SX16P DC Specifications (3.3 V PCI Operation)

Table 1-8 • A54SX16P DC Specifications (3.3 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
V_{CCA}	Supply Voltage for Array		3.0	3.6	V
V_{CCR}	Supply Voltage required for Internal Biasing		3.0	3.6	V
V_{CCI}	Supply Voltage for I/Os		3.0	3.6	V
V_{IH}	Input High Voltage		0.5V _{CC}	$V_{CC} + 0.5$	V
V_{IL}	Input Low Voltage		-0.5	0.3V _{CC}	V
I _{IPU}	Input Pull-up Voltage ¹		0.7V _{CC}		V
I _{IL}	Input Leakage Current ²	$0 < V_{IN} < V_{CC}$		±10	μΑ
V_{OH}	Output High Voltage	I _{OUT} = -500 μA	0.9V _{CC}		V
V_{OL}	Output Low Voltage	I _{OUT} = 1500 μA		0.1V _{CC}	V
C _{IN}	Input Pin Capacitance ³			10	pF
C _{CLK}	CLK Pin Capacitance		5	12	pF
C _{IDSEL}	IDSEL Pin Capacitance ⁴			8	pF

Notes:

- 1. This specification should be guaranteed by design. It is the minimum voltage to which pull-up resistors are calculated to pull a floated network. Applications sensitive to static power utilization should assure that the input buffer is conducting minimum current at this input voltage.
- 2. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.
- 3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).
- 4. Lower capacitance on this input-only pin allows for non-resistive coupling to AD[xx].

1-12 v3.2

Evaluating Power in SX Devices

A critical element of system reliability is the ability of electronic devices to safely dissipate the heat generated during operation. The thermal characteristics of a circuit depend on the device and package used, the operating temperature, the operating current, and the system's ability to dissipate heat.

You should complete a power evaluation early in the design process to help identify potential heat-related problems in the system and to prevent the system from exceeding the device's maximum allowed junction temperature.

The actual power dissipated by most applications is significantly lower than the power the package can dissipate. However, a thermal analysis should be performed for all projects. To perform a power evaluation, follow these steps:

- Estimate the power consumption of the application.
- Calculate the maximum power allowed for the device and package.
- 3. Compare the estimated power and maximum power values.

Estimating Power Consumption

The total power dissipation for the SX family is the sum of the DC power dissipation and the AC power dissipation. Use EQ 1-5 to calculate the estimated power consumption of your application.

$$P_{Total} = P_{DC} + P_{AC}$$

EQ 1-5

n

DC Power Dissipation

The power due to standby current is typically a small component of the overall power. The Standby power is shown in Table 1-12 for commercial, worst-case conditions (70°C).

Table 1-12 • Standby Power

I _{CC}	V _{CC}	Power
4 mA	3.6 V	14.4 mW

The DC power dissipation is defined in EQ 1-6.

$$\begin{split} P_{DC} &= (I_{standby}) \times V_{CCA} + (I_{standby}) \times V_{CCR} + \\ (I_{standby}) \times V_{CCI} + xV_{OL} \times I_{OL} + y(V_{CCI} - V_{OH}) \times V_{OH} \end{split}$$

EQ 1-6

AC Power Dissipation

The power dissipation of the SX Family is usually dominated by the dynamic power dissipation. Dynamic power dissipation is a function of frequency, equivalent capacitance, and power supply voltage. The AC power dissipation is defined in EQ 1-7 and EQ 1-8.

EQ 1-7

$$\begin{split} P_{AC} &= V_{CCA}^2 \times [(m \times C_{EQM} \times f_m)_{Module} + \\ (n \times C_{EQI} \times f_n)_{Input \ Buffer} + (p \times (C_{EQO} + C_L) \times f_p)_{Output \ Buffer} + \\ (0.5 \times (q_1 \times C_{EQCR} \times f_{q_1}) + (r_1 \times f_{q_1}))_{RCLKA} + \\ (0.5 \times (q_2 \times CEQCR \times f_{q_2}) + (r_2 \times f_{q_2}))_{RCLKB} + \\ (0.5 \times (s_1 \times C_{EOHV} \times f_{s_1}) + (C_{EOHF} \times f_{s_1}))_{HCLK}] \end{split}$$

EQ 1-8

Definition of Terms Used in Formula

 $m = Number of logic modules switching at <math>f_m$

Number of input buffers switching at f_n

p = Number of output buffers switching at f_p

q₁ = Number of clock loads on the first routed array clock

q₂ = Number of clock loads on the second routed array clock

x = Number of I/Os at logic low

y = Number of I/Os at logic high

r₁ = Fixed capacitance due to first routed array clock

r₂ = Fixed capacitance due to second routed array clock

s₁ = Number of clock loads on the dedicated array

C_{EOM} = Equivalent capacitance of logic modules in pF

C_{EQI} = Equivalent capacitance of input buffers in pF

C_{EOO} = Equivalent capacitance of output buffers in pF

 C_{EQCR} = Equivalent capacitance of routed array clock in pF

C_{EQHV} = Variable capacitance of dedicated array clock

C_{EOHF} = Fixed capacitance of dedicated array clock

C_I = Output lead capacitance in pF

f_m = Average logic module switching rate in MHz

f_n = Average input buffer switching rate in MHz

f_p = Average output buffer switching rate in MHz

 f_{q1} = Average first routed array clock rate in MHz

f_{q2} = Average second routed array clock rate in MHz

f_{s1} = Average dedicated array clock rate in MHz

1-16 v3.2

Table 1-15 ● Package Thermal Characteristics

Package Type	Pin Count	$\theta_{ extsf{jc}}$	θ _{ja} Still Air	$_{ m j_a}^{ heta_{ m ja}}$ 300 ft/min.	Units
Plastic Leaded Chip Carrier (PLCC)	84	12	32	22	°C/W
Thin Quad Flat Pack (TQFP)	144	11	32	24	°C/W
Thin Quad Flat Pack (TQFP)	176	11	28	21	°C/W
Very Thin Quad Flatpack (VQFP)	100	10	38	32	°C/W
Plastic Quad Flat Pack (PQFP) without Heat Spreader	208	8	30	23	°C/W
Plastic Quad Flat Pack (PQFP) with Heat Spreader	208	3.8	20	17	°C/W
Plastic Ball Grid Array (PBGA)	272	3	20	14.5	°C/W
Plastic Ball Grid Array (PBGA)	313	3	23	17	°C/W
Plastic Ball Grid Array (PBGA)	329	3	18	13.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	144	3.8	38.8	26.7	°C/W

Note: SX08 does not have a heat spreader.

Table 1-16 • Temperature and Voltage Derating Factors*

		Junction Temperature										
V _{CCA}	CA -55 -40 0 25 70 85											
3.0	0.75	0.78	0.87	0.89	1.00	1.04	1.16					
3.3	0.70	0.73	0.82	0.83	0.93	0.97	1.08					
3.6	0.66	0.69	0.77	0.78	0.87	0.92	1.02					

Note: *Normalized to worst-case commercial, $T_J = 70$ °C, $V_{CCA} = 3.0 \text{ V}$

1-20 v3.2

A54SX16 Timing Characteristics

Table 1-18 • A54SX16 Timing Characteristics (Worst-Case Commercial Conditions, V_{CCR} = 4.75 V, V_{CCA}, V_{CCI} = 3.0 V, T_J = 70°C)

	(Norse case commercial conditions, t		Speed		Speed	'-1' \$	Speed	'Std'	Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Propa	agation Delays ¹									
t _{PD}	Internal Array Module		0.6		0.7		8.0		0.9	ns
Predicted R	outing Delays ²									
t _{DC}	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t _{FC}	FO = 1 Routing Delay, Fast Connect		0.3		0.4		0.4		0.5	ns
t _{RD1}	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t _{RD2}	FO = 2 Routing Delay		0.6		0.7		8.0		0.9	ns
t _{RD3}	FO = 3 Routing Delay		8.0		0.9		1.0		1.2	ns
t _{RD4}	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t _{RD8}	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t _{RD12}	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns
R-Cell Timir	ıg									
t _{RCO}	Sequential Clock-to-Q		0.8		1.1		1.2		1.4	ns
t _{CLR}	Asynchronous Clear-to-Q		0.5		0.6		0.7		8.0	ns
t _{PRESET}	Asynchronous Preset-to-Q		0.7		8.0		0.9		1.0	ns
t _{SUD}	Flip-Flop Data Input Set-Up	0.5		0.5		0.7		8.0		ns
t _{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t _{WASYN}	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
Input Modu	ile Propagation Delays									
t _{INYH}	Input Data Pad-to-Y HIGH		1.5		1.7		1.9		2.2	ns
t _{INYL}	Input Data Pad-to-Y LOW		1.5		1.7		1.9		2.2	ns
Predicted In	nput Routing Delays ²									
t _{IRD1}	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t _{IRD2}	FO = 2 Routing Delay		0.6		0.7		8.0		0.9	ns
t _{IRD3}	FO = 3 Routing Delay		8.0		0.9		1.0		1.2	ns
t _{IRD4}	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t _{IRD8}	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t _{IRD12}	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns

Notes:

- 1. For dual-module macros, use $t_{PD}+t_{RD1}+t_{PDn},\ t_{RCO}+t_{RD1}+t_{PDn},\ or\ t_{PD1}+t_{RD1}+t_{SUD},\ whichever\ is\ appropriate.$
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- 3. Delays based on 35 pF loading, except t_{ENZL} and t_{ENZH} . For t_{ENZL} and t_{ENZH} , the loading is 5 pF.

1-26 v3.2



A54SX32 Timing Characteristics

Table 1-20 • A54SX32 Timing Characteristics (Worst-Case Commercial Conditions, V_{CCR}= 4.75 V, V_{CCA}, V_{CCI} = 3.0 V, T_J = 70°C)

		'-3' \$	Speed	'-2' 9	Speed	'-1' 9	Speed	'Std'	Speed	
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
C-Cell Propa	agation Delays ¹									
t _{PD}	Internal Array Module		0.6		0.7		8.0		0.9	ns
Predicted R	outing Delays ²									
t _{DC}	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t _{FC}	FO = 1 Routing Delay, Fast Connect		0.3		0.4		0.4		0.5	ns
t _{RD1}	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t _{RD2}	FO = 2 Routing Delay		0.7		8.0		0.9		1.0	ns
t _{RD3}	FO = 3 Routing Delay		1.0		1.2		1.4		1.6	ns
t _{RD4}	FO = 4 Routing Delay		1.4		1.6		1.8		2.1	ns
t _{RD8}	FO = 8 Routing Delay		2.7		3.1		3.5		4.1	ns
t _{RD12}	FO = 12 Routing Delay		4.0		4.7		5.3		6.2	ns
R-Cell Timir	ng									
t _{RCO}	Sequential Clock-to-Q		0.8		1.1		1.3		1.4	ns
t _{CLR}	Asynchronous Clear-to-Q		0.5		0.6		0.7		8.0	ns
t _{PRESET}	Asynchronous Preset-to-Q		0.7		8.0		0.9		1.0	ns
t _{SUD}	Flip-Flop Data Input Set-Up	0.5		0.6		0.7		0.8		ns
t _{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t _{WASYN}	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
Input Modu	ıle Propagation Delays									
t _{INYH}	Input Data Pad-to-Y HIGH		1.5		1.7		1.9		2.2	ns
t _{INYL}	Input Data Pad-to-Y LOW		1.5		1.7		1.9		2.2	ns
Predicted In	nput Routing Delays ²									
t _{IRD1}	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t _{IRD2}	FO = 2 Routing Delay		0.7		8.0		0.9		1.0	ns
t _{IRD3}	FO = 3 Routing Delay		1.0		1.2		1.4		1.6	ns
t _{IRD4}	FO = 4 Routing Delay		1.4		1.6		1.8		2.1	ns
t _{IRD8}	FO = 8 Routing Delay		2.7		3.1		3.5		4.1	ns
t _{IRD12}	FO = 12 Routing Delay		4.0		4.7		5.3		6.2	ns

Note:

- 1. For dual-module macros, use t_{PD} + t_{RD1} + t_{PDn_r} t_{RCO} + t_{RD1} + t_{PDn_r} or t_{PD1} + t_{RD1} + t_{SUD} , whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- 3. Delays based on 35 pF loading, except t_{ENZL} and t_{ENZH} . For t_{ENZL} and t_{ENZH} the loading is 5 pF.

Table 1-20 • A54SX32 Timing Characteristics (Continued)
(Worst-Case Commercial Conditions, V_{CCR}= 4.75 V, V_{CCA}, V_{CCI} = 3.0 V, T_J = 70°C)

		'-3' 9	Speed	'-2' \$	Speed	'-1' 9	peed	'Std'	Speed	
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
Dedicated (Hardwired) Array Clock Network										
t _{HCKH}	Input LOW to HIGH (pad to R-Cell input)		1.9		2.1		2.4		2.8	ns
t _{HCKL}	Input HIGH to LOW (pad to R-Cell input)		1.9		2.1		2.4		2.8	ns
t _{HPWH}	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
t _{HPWL}	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
t _{HCKSW}	Maximum Skew		0.3		0.4		0.4		0.5	ns
t _{HP}	Minimum Period	2.7		3.1		3.6		4.2		ns
f _{HMAX}	Maximum Frequency		350		320		280		240	MHz
Routed Arra	ay Clock Networks									
t _{RCKH}	Input LOW to HIGH (light load) (pad to R-Cell input)		2.4		2.7		3.0		3.5	ns
t _{RCKL}	Input HIGH to LOW (light load) (pad to R-Cell input)		2.4		2.7		3.1		3.6	ns
t _{RCKH}	Input LOW to HIGH (50% load) (pad to R-Cell input)		2.7		3.0		3.5		4.1	ns
t _{RCKL}	Input HIGH to LOW (50% load) (pad to R-Cell input)		2.7		3.1		3.6		4.2	ns
t _{RCKH}	Input LOW to HIGH (100% load) (pad to R-Cell input)		2.7		3.1		3.5		4.1	ns
t _{RCKL}	Input HIGH to LOW (100% load) (pad to R-Cell input)		2.8		3.2		3.6		4.3	ns
t _{RPWH}	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
t _{RPWL}	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
t _{RCKSW}	Maximum Skew (light load)		0.85		0.98		1.1		1.3	ns
t _{RCKSW}	Maximum Skew (50% load)		1.23		1.4		1.6		1.9	ns
t _{RCKSW}	Maximum Skew (100% load)		1.30		1.5		1.7		2.0	ns
TTL Output Module Timing ³										
t _{DLH}	Data-to-Pad LOW to HIGH		1.6		1.9		2.1		2.5	ns
t _{DHL}	Data-to-Pad HIGH to LOW		1.6		1.9		2.1		2.5	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.1		2.4		2.8		3.2	ns
t _{ENZH}	Enable-to-Pad, Z to H		2.3		2.7		3.1		3.6	ns
t _{ENLZ}	Enable-to-Pad, L to Z		1.4		1.7		1.9		2.2	ns
t _{ENHZ}	Enable-to-Pad, H to Z		1.3		1.5		1.7		2.0	ns

Note:

- 1. For dual-module macros, use t_{PD} + t_{RD1} + t_{PDn} , t_{RCO} + t_{RD1} + t_{PDn} , or t_{PD1} + t_{RD1} + t_{SUD} , whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 35 pF loading, except t_{ENZL} and t_{ENZH} . For t_{ENZL} and t_{ENZH} the loading is 5 pF.

1-32 v3.2

Pin Number A54SX08 Function 1 V _{CCR} 2 GND 3 V _{CCA} 4 PRA, I/O 5 I/O 6 I/O 7 V _{CCI} 8 I/O 9 I/O 10 I/O 11 TCK, I/O 12 TDI, I/O 13 I/O 14 I/O 15 I/O 16 TMS 17 I/O 18 I/O 20 I/O 21 I/O	
2 GND 3 V _{CCA} 4 PRA, VO 5 VO 6 VO 7 V _{CCI} 8 VO 9 VO 10 I/O 11 TCK, VO 12 TDI, I/O 13 I/O 14 I/O 15 I/O 16 TMS 17 I/O 18 I/O 19 I/O	
3 V _{CCA} 4 PRA, I/O 5 I/O 6 I/O 7 V _{CCI} 8 I/O 9 I/O 10 I/O 11 TCK, I/O 12 TDI, I/O 13 I/O 14 I/O 15 I/O 16 TMS 17 I/O 18 I/O 19 I/O	
4 PRA, I/O 5 I/O 6 I/O 7 V _{CCI} 8 I/O 9 I/O 10 I/O 11 TCK, I/O 12 TDI, I/O 13 I/O 14 I/O 15 I/O 16 TMS 17 I/O 18 I/O 19 I/O	
5	
6	
7 V _{CCI} 8 VO 9 VO 10 VO 11 TCK, VO 12 TDI, VO 13 VO 14 VO 15 VO 16 TMS 17 VO 18 VO 20 VO	
8	
9	
10	
11 TCK, I/O 12 TDI, I/O 13 I/O 14 I/O 15 I/O 16 TMS 17 I/O 18 I/O 19 I/O 20 I/O	
12 TDI, I/O 13 I/O 14 I/O 15 I/O 16 TMS 17 I/O 18 I/O 19 I/O 20 I/O	
13 I/O 14 I/O 15 I/O 16 TMS 17 I/O 18 I/O 19 I/O 20 I/O	
14 I/O 15 I/O 16 TMS 17 I/O 18 I/O 19 I/O 20 I/O	
15 I/O 16 TMS 17 I/O 18 I/O 19 I/O 20 I/O	
16 TMS 17 I/O 18 I/O 19 I/O 20 I/O	
17 I/O 18 I/O 19 I/O 20 I/O	
18 I/O 19 I/O 20 I/O	
19 I/O 20 I/O	
20 I/O	
21 1/0	
Z1 I/U	
22 I/O	
23 1/0	
24 I/O	
25 I/O	
26 I/O	
27 GND	
28 V _{CCI}	
29 1/0	
30 I/O	
31 1/0	
32 I/O	
33 1/0	
34 1/0	
35 I/O	

84-Pin PLCC					
A545X08					
Pin Number	Function				
36	1/0				
37	I/O				
38	I/O				
39	I/O				
40	PRB, I/O				
41	V_{CCA}				
42	GND				
43	V_{CCR}				
44	I/O				
45	HCLK				
46	I/O				
47	I/O				
48	I/O				
49	I/O				
50	I/O				
51	I/O				
52	TDO, I/O				
53	I/O				
54	I/O				
55	I/O				
56	I/O				
57	I/O				
58	I/O				
59	V_{CCA}				
60	V _{CCI}				
61	GND				
62	I/O				
63	I/O				
64	I/O				
65	I/O				
66	I/O				
67	I/O				
68	V_{CCA}				
69	GND				
70	I/O				

84-Pin PLCC					
Pin Number	A54SX08 Function				
71	I/O				
72	I/O				
73	I/O				
74	I/O				
75	I/O				
76	I/O				
77	I/O				
78	I/O				
79	I/O				
80	I/O				
81	I/O				
82	I/O				
83	CLKA				
84	CLKB				

2-2 v3.2

208-Pin PQFP						
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function			
145	V_{CCA}	V_{CCA}	V_{CCA}			
146	GND	GND	GND			
147	I/O	I/O	I/O			
148	V _{CCI}	V _{CCI}	V _{CCI}			
149	I/O	I/O	1/0			
150	I/O	I/O	1/0			
151	I/O	I/O	1/0			
152	I/O	I/O	1/0			
153	I/O	I/O	1/0			
154	I/O	I/O	1/0			
155	NC	I/O	I/O			
156	NC	I/O	I/O			
157	GND	GND	GND			
158	I/O	I/O	I/O			
159	I/O	1/0	I/O			
160	I/O	I/O	I/O			
161	I/O	I/O	I/O			
162	I/O	I/O	I/O			
163	I/O	I/O	I/O			
164	V _{CCI}	V _{CCI}	V _{CCI}			
165	I/O	1/0	I/O			
166	I/O	I/O	I/O			
167	NC	I/O	I/O			
168	I/O	I/O	I/O			
169	I/O	I/O	I/O			
170	NC	I/O	I/O			
171	I/O	I/O	I/O			
172	I/O	I/O	I/O			
173	NC	I/O	I/O			
174	I/O	I/O	I/O			
175	I/O	I/O	I/O			
176	NC	I/O	I/O			
177	I/O	I/O	I/O			
178	I/O	1/0	I/O			
179	I/O	1/0	I/O			
180	CLKA	CLKA	CLKA			

208-Pin PQFP						
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function			
181	CLKB	CLKB	CLKB			
182	V_{CCR}	V_{CCR}	V_{CCR}			
183	GND	GND	GND			
184	V_{CCA}	V _{CCA}	V_{CCA}			
185	GND	GND	GND			
186	PRA, I/O	PRA, I/O	PRA, I/O			
187	I/O	1/0	1/0			
188	I/O	1/0	1/0			
189	NC	I/O	I/O			
190	I/O	I/O	I/O			
191	I/O	I/O	I/O			
192	NC	I/O	I/O			
193	I/O	1/0	1/0			
194	I/O	I/O	I/O			
195	NC	I/O	I/O			
196	I/O	I/O	I/O			
197	I/O	I/O	I/O			
198	NC	I/O	I/O			
199	I/O	I/O	I/O			
200	I/O	I/O	I/O			
201	V _{CCI}	V _{CCI}	V _{CCI}			
202	NC	I/O	I/O			
203	NC	1/0	I/O			
204	I/O	I/O	I/O			
205	NC	1/0	I/O			
206	I/O	1/0	I/O			
207	I/O	1/0	I/O			
208	TCK, I/O	TCK, I/O	TCK, I/O			

Note: * Note that Pin 65 in the A54SX32—PQ208 is a no connect (NC).

2-6 v3.2

144-Pin TQFP					
Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function		
1	GND	GND	GND		
2	TDI, I/O	TDI, I/O	TDI, I/O		
3	I/O	1/0	I/O		
4	I/O	1/0	I/O		
5	I/O	1/0	I/O		
6	I/O	1/0	1/0		
7	I/O	1/0	I/O		
8	I/O	I/O	1/0		
9	TMS	TMS	TMS		
10	V _{CCI}	V_{CCI}	V _{CCI}		
11	GND	GND	GND		
12	I/O	I/O	1/0		
13	I/O	1/0	I/O		
14	I/O	I/O	1/0		
15	I/O	I/O	1/0		
16	I/O	I/O	I/O		
17	I/O	1/0	1/0		
18	I/O	I/O	1/0		
19	V_{CCR}	V_{CCR}	V_{CCR}		
20	V_{CCA}	V_{CCA}	V_{CCA}		
21	I/O	1/0	I/O		
22	I/O	1/0	I/O		
23	I/O	1/0	I/O		
24	I/O	1/0	I/O		
25	I/O	1/0	I/O		
26	I/O	1/0	I/O		
27	I/O	1/0	I/O		
28	GND	GND	GND		
29	V _{CCI}	V _{CCI}	V _{CCI}		
30	V_{CCA}	V _{CCA}	V _{CCA}		
31	I/O	1/0	I/O		
32	I/O	1/0	I/O		
33	I/O	I/O	1/0		
34	I/O	I/O	1/0		
35	I/O	I/O	I/O		
36	GND	GND	GND		

144-Pin TQFP					
Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function		
37	I/O	1/0	I/O		
38	I/O	1/0	I/O		
39	I/O	1/0	I/O		
40	I/O	1/0	I/O		
41	I/O	1/0	I/O		
42	I/O	1/0	I/O		
43	I/O	1/0	I/O		
44	V _{CCI}	V _{CCI}	V _{CCI}		
45	I/O	I/O	I/O		
46	I/O	I/O	I/O		
47	I/O	I/O	I/O		
48	I/O	I/O	I/O		
49	I/O	I/O	I/O		
50	I/O	1/0	I/O		
51	I/O	1/0	I/O		
52	I/O	I/O	I/O		
53	I/O	1/0	I/O		
54	PRB, I/O	PRB, I/O	PRB, I/O		
55	I/O	I/O	I/O		
56	V_{CCA}	V_{CCA}	V_{CCA}		
57	GND	GND	GND		
58	V_{CCR}	V_{CCR}	V_{CCR}		
59	I/O	I/O	I/O		
60	HCLK	HCLK	HCLK		
61	I/O	I/O	I/O		
62	I/O	1/0	I/O		
63	I/O	I/O	I/O		
64	I/O	1/0	I/O		
65	I/O	I/O	I/O		
66	I/O	I/O	I/O		
67	I/O	I/O	I/O		
68	V _{CCI}	V _{CCI}	V _{CCI}		
69	I/O	I/O	I/O		
70	I/O	1/0	I/O		
71	TDO, I/O	TDO, I/O	TDO, I/O		
72	I/O	I/O	I/O		
		-			

2-8 v3.2

176-Pin TQFP					
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function		
69	HCLK	HCLK	HCLK		
70	I/O	I/O	I/O		
71	I/O	1/0	I/O		
72	I/O	I/O	I/O		
73	I/O	I/O	I/O		
74	I/O	I/O	I/O		
75	I/O	I/O	I/O		
76	I/O	I/O	I/O		
77	I/O	I/O	I/O		
78	I/O	I/O	I/O		
79	NC	1/0	I/O		
80	I/O	1/0	I/O		
81	NC	1/0	I/O		
82	V _{CCI}	V _{CCI}	V _{CCI}		
83	I/O	I/O	I/O		
84	I/O	I/O	I/O		
85	I/O	1/0	I/O		
86	I/O	1/0	I/O		
87	TDO, I/O	TDO, I/O	TDO, I/O		
88	I/O	I/O	I/O		
89	GND	GND	GND		
90	NC	1/0	I/O		
91	NC	I/O	I/O		
92	I/O	I/O	I/O		
93	I/O	1/0	I/O		
94	I/O	I/O	I/O		
95	I/O	I/O	I/O		
96	I/O	I/O	I/O		
97	I/O	I/O	I/O		
98	V_{CCA}	V _{CCA}	V_{CCA}		
99	V _{CCI}	V _{CCI}	V _{CCI}		
100	I/O	I/O	I/O		
101	I/O	I/O	I/O		
102	I/O	1/0	I/O		

176-Pin TQFP						
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function			
103	1/0	1/0	I/O			
104	I/O	1/0	1/0			
105	I/O	1/0	I/O			
106	I/O	1/0	I/O			
107	I/O	I/O	1/0			
108	GND	GND	GND			
109	V_{CCA}	V_{CCA}	V_{CCA}			
110	GND	GND	GND			
111	I/O	I/O	1/0			
112	I/O	I/O	1/0			
113	I/O	I/O	I/O			
114	I/O	I/O	I/O			
115	I/O	I/O	1/0			
116	I/O	I/O	I/O			
117	I/O	I/O	I/O			
118	NC	I/O	1/0			
119	I/O	I/O	1/0			
120	NC	1/0	I/O			
121	NC	1/0	I/O			
122	V_{CCA}	V _{CCA}	V _{CCA}			
123	GND	GND	GND			
124	V _{CCI}	V _{CCI}	V _{CCI}			
125	I/O	I/O	1/0			
126	I/O	I/O	1/0			
127	I/O	I/O	1/0			
128	I/O	I/O	1/0			
129	I/O	I/O	1/0			
130	I/O	I/O	1/0			
131	NC	I/O	I/O			
132	NC	I/O	1/0			
133	GND	GND	GND			
134	I/O	I/O	I/O			
135	I/O	I/O	I/O			
136	I/O	1/0	I/O			

2-12 v3.2



176-Pin TQFP				
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function	
137	I/O	I/O	I/O	
138	I/O	I/O	1/0	
139	I/O	I/O	I/O	
140	V _{CCI}	V _{CCI}	V _{CCI}	
141	I/O	I/O	1/0	
142	I/O	I/O	I/O	
143	I/O	I/O	1/0	
144	I/O	I/O	I/O	
145	I/O	I/O	1/0	
146	I/O	I/O	1/0	
147	I/O	I/O	I/O	
148	I/O	I/O	I/O	
149	I/O	I/O	1/0	
150	I/O	I/O	I/O	
151	I/O	I/O	I/O	
152	CLKA	CLKA	CLKA	
153	CLKB	CLKB	CLKB	
154	V_{CCR}	V_{CCR}	V_{CCR}	
155	GND	GND	GND	
156	V_{CCA}	V_{CCA}	V_{CCA}	

176-Pin TQFP				
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function	
157	PRA, I/O	PRA, I/O	PRA, I/O	
158	I/O	I/O	1/0	
159	I/O	I/O	1/0	
160	I/O	I/O	1/0	
161	I/O	I/O	1/0	
162	I/O	I/O	1/0	
163	I/O	I/O	1/0	
164	I/O	I/O	1/0	
165	I/O	I/O	1/0	
166	I/O	I/O	1/0	
167	I/O	I/O	1/0	
168	NC	I/O	1/0	
169	V _{CCI}	V _{CCI}	V _{CCI}	
170	I/O	I/O	1/0	
171	NC	I/O	1/0	
172	NC	I/O	1/0	
173	NC	I/O	I/O	
174	I/O	I/O	1/0	
175	I/O	I/O	1/0	
176	TCK, I/O	TCK, I/O	TCK, I/O	

v3.2 2-13

329-Pin PBGA		
Pin Number	A54SX32 Function	
A1	GND	
A2	GND	
А3	V _{CCI}	
A4	NC	
A5	I/O	
A6	I/O	
A7	V _{CCI}	
A8	NC	
A9	I/O	
A10	I/O	
A11	I/O	
A12	I/O	
A13	CLKB	
A14	I/O	
A15	I/O	
A16	I/O	
A17	I/O	
A18	I/O	
A19	I/O	
A20	I/O	
A21	NC	
A22	V _{CCI}	
A23	GND	
AA1	V _{CCI}	
AA2	I/O	
AA3	GND	
AA4	I/O	
AA5	I/O	
AA6	I/O	
AA7	I/O	
AA8	1/0	
AA9	1/0	
AA10	1/0	
AA11	1/0	
AA12	1/0	

329-Pin PBGA				
Pin Number	A54SX32 Function			
AA13	1/0			
AA14	I/O			
AA15	I/O			
AA16	I/O			
AA17	I/O			
AA18	I/O			
AA19	I/O			
AA20	TDO, I/O			
AA21	V _{CCI}			
AA22	1/0			
AA23	V _{CCI}			
AB1	1/0			
AB2	GND			
AB3	1/0			
AB4	1/0			
AB5	1/0			
AB6	1/0			
AB7	1/0			
AB8	1/0			
AB9	1/0			
AB10	1/0			
AB11	PRB, I/O			
AB12	1/0			
AB13	HCLK			
AB14	1/0			
AB15	1/0			
AB16	1/0			
AB17	1/0			
AB18	1/0			
AB19	1/0			
AB20	I/O			
AB21	I/O			
AB22	GND			
AB23	1/0			
AC1	GND			

329-Pin PBGA		
Pin Number	A54SX32 Function	
AC2	V _{CCI}	
AC3	NC	
AC4	1/0	
AC5	I/O	
AC6	I/O	
AC7	I/O	
AC8	I/O	
AC9	V _{CCI}	
AC10	I/O	
AC11	I/O	
AC12	I/O	
AC13	I/O	
AC14	I/O	
AC15	NC	
AC16	I/O	
AC17	I/O	
AC18	I/O	
AC19	I/O	
AC20	I/O	
AC21	NC	
AC22	V _{CCI}	
AC23	GND	
B1	V _{CCI}	
B2	GND	
В3	I/O	
В4	I/O	
B5	I/O	
В6	I/O	
В7	I/O	
B8	I/O	
В9	I/O	
B10	I/O	
B11	I/O	
B12	PRA, I/O	
B13	CLKA	

329-Pin PBGA			
Pin Number	A54SX32 Function		
B14	1/0		
B15	1/0		
B16			
	1/0		
B17	1/0		
B18	1/0		
B19	I/O		
B20	I/O		
B21	I/O		
B22	GND		
B23	V _{CCI}		
C1	NC		
C2	TDI, I/O		
C3	GND		
C4	I/O		
C5	I/O		
C6	I/O		
C7	I/O		
C8	I/O		
С9	I/O		
C10	I/O		
C11	I/O		
C12	I/O		
C13	I/O		
C14	I/O		
C15	I/O		
C16	I/O		
C17	I/O		
C18	I/O		
C19	I/O		
C20	I/O		
C21	V _{CCI}		
C22	GND		
C23	NC		
D1	I/O		
D2	I/O		

2-20 v3.2