



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs


The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	1452
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	81
Number of Gates	24000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	100-TQFP
Supplier Device Package	100-VQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a54sx16-1vq100

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Ordering Information



Plastic Device Resources

User I/Os (including clock buffers)								
Device	PLCC 84-Pin	VQFP 100-Pin	PQFP 208-Pin	TQFP 144-Pin	TQFP 176-Pin	PBGA 313-Pin	PBGA 329-Pin	FBGA 144-Pin
A54SX08	69	81	130	113	128	_	_	111
A54SX16	_	81	175	-	147	_	_	_
A54SX16P	_	81	175	113	147	_	_	_
A54SX32	_	-	174	113	147	249	249	_

Note: Package Definitions (Consult your local Actel sales representative for product availability):

PLCC = Plastic Leaded Chip Carrier

PQFP = Plastic Quad Flat Pack

TQFP = Thin Quad Flat Pack

VQFP = Very Thin Quad Flat Pack

PBGA = Plastic Ball Grid Array

FBGA = Fine Pitch (1.0 mm) Ball Grid Array

ii v3.2

The R-cell contains a flip-flop featuring asynchronous clear, asynchronous preset, and clock enable (using the S0 and S1 lines) control signals (Figure 1-2). The R-cell registers feature programmable clock polarity selectable on a register-by-register basis. This provides additional

flexibility while allowing mapping of synthesized functions into the SX FPGA. The clock source for the R-cell can be chosen from either the hardwired clock or the routed clock.




Figure 1-1 • SX Family Interconnect Elements




Figure 1-2 • R-Cell

The C-cell implements a range of combinatorial functions up to 5-inputs (Figure 1-3 on page 1-3). Inclusion of the DB input and its associated inverter function dramatically increases the number of combinatorial functions that can be implemented in a single module from 800 options in previous architectures to more than 4,000 in the SX architecture. An example of the improved flexibility

enabled by the inversion capability is the ability to integrate a 3-input exclusive-OR function into a single C-cell. This facilitates construction of 9-bit parity-tree functions with 2 ns propagation delays. At the same time, the C-cell structure is extremely synthesis friendly, simplifying the overall design and reducing synthesis time.

1-2 v3.2



Chip Architecture

The SX family chip architecture provides a unique approach to module organization and chip routing that delivers the best register/logic mix for a wide variety of new and emerging applications.

Module Organization

Actel has arranged all C-cell and R-cell logic modules into horizontal banks called *clusters*. There are two types of *clusters*: Type 1 contains two C-cells and one R-cell, while Type 2 contains one C-cell and two R-cells.

To increase design efficiency and device performance, Actel has further organized these modules into *SuperClusters* (Figure 1-4). SuperCluster 1 is a two-wide grouping of Type 1 clusters. SuperCluster 2 is a two-wide group containing one Type 1 cluster and one Type 2 cluster. SX devices feature more SuperCluster 1 modules than SuperCluster 2 modules because designers typically require significantly more combinatorial logic than flip-flops.




Figure 1-3 • C-Cell




Figure 1-4 • Cluster Organization

Boundary Scan Testing (BST)

All SX devices are IEEE 1149.1 compliant. SX devices offer superior diagnostic and testing capabilities by providing Boundary Scan Testing (BST) and probing capabilities. These functions are controlled through the special test pins in conjunction with the program fuse. The functionality of each pin is described in Table 1-2. In the dedicated test mode, TCK, TDI, and TDO are dedicated pins and cannot be used as regular I/Os. In flexible mode, TMS should be set HIGH through a pull-up resistor of $10~\mathrm{k}\Omega$. TMS can be pulled LOW to initiate the test sequence.

The program fuse determines whether the device is in dedicated or flexible mode. The default (fuse not blown) is flexible mode.

Table 1-2 ● **Boundary Scan Pin Functionality**

Program Fuse Blown (Dedicated Test Mode)	Program Fuse Not Blown (Flexible Mode)
TCK, TDI, TDO are dedicated BST pins.	TCK, TDI, TDO are flexible and may be used as I/Os.
No need for pull-up resistor for TMS	Use a pull-up resistor of 10 k Ω on TMS.

Dedicated Test Mode

In Dedicated mode, all JTAG pins are reserved for BST; designers cannot use them as regular I/Os. An internal pull-up resistor is automatically enabled on both TMS and TDI pins, and the TMS pin will function as defined in the IEEE 1149.1 (JTAG) specification.

To select Dedicated mode, users need to reserve the JTAG pins in Actel's Designer software by checking the "Reserve JTAG" box in "Device Selection Wizard" (Figure 1-7). JTAG pins comply with LVTTL/TTL I/O specification regardless of whether they are used as a user I/O or a JTAG I/O. Refer to the Table 1-5 on page 1-8 for detailed specifications.

Figure 1-7 • Device Selection Wizard

Development Tool Support

The SX family of FPGAs is fully supported by both the Actel Libero® Integrated Design Environment (IDE) and Designer FPGA Development software. Actel Libero IDE is a design management environment, seamlessly integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes Synplify® for Actel from Synplicity[®], ViewDraw[®] for Actel from Mentor Graphics[®], ModelSim[®] HDL Simulator from Mentor Graphics, WaveFormer Lite™ SynaptiCAD™, and Designer software from Actel. Refer to the Libero IDE flow diagram (located on the Actel website) for more information.

Actel Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can select and lock package pins while only minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators, and the simulation results can be cross-probed with Silicon Explorer II, Actel integrated verification and logic analysis tool. Another tool included in the Designer software is the SmartGen core generator, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design. Actel Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synplicity, Synopsys[®], and Cadence® Design Systems. The Designer software is available for both the Windows® and UNIX® operating systems.

Probe Circuit Control Pins

The Silicon Explorer II tool uses the boundary scan ports (TDI, TCK, TMS, and TDO) to select the desired nets for verification. The selected internal nets are assigned to the PRA/PRB pins for observation. Figure 1-8 on page 1-7 illustrates the interconnection between Silicon Explorer II and the FPGA to perform in-circuit verification.

Design Considerations

The TDI, TCK, TDO, PRA, and PRB pins should not be used as input or bidirectional ports. Because these pins are active during probing, critical signals input through these pins are not available while probing. In addition, the Security Fuse should not be programmed because doing so disables the Probe Circuitry.

1-6 v3.2



PCI Compliance for the SX Family

The SX family supports 3.3 V and 5.0 V PCI and is compliant with the PCI Local Bus Specification Rev. 2.1.

Table 1-6 • A54SX16P DC Specifications (5.0 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
V_{CCA}	Supply Voltage for Array		3.0	3.6	V
V_{CCR}	Supply Voltage required for Internal Biasing		4.75	5.25	V
V _{CCI}	Supply Voltage for I/Os		4.75	5.25	V
V _{IH}	Input High Voltage ¹		2.0	$V_{CC} + 0.5$	V
V _{IL}	Input Low Voltage ¹		-0.5	0.8	V
I _{IH}	Input High Leakage Current	V _{IN} = 2.7		70	μΑ
I _{IL}	Input Low Leakage Current	V _{IN} = 0.5		-70	μΑ
V _{OH}	Output High Voltage	$I_{OUT} = -2 \text{ mA}$	2.4		V
V _{OL}	Output Low Voltage ²	I _{OUT} = 3 mA, 6 mA		0.55	V
C _{IN}	Input Pin Capacitance ³			10	рF
C _{CLK}	CLK Pin Capacitance		5	12	рF
C _{IDSEL}	IDSEL Pin Capacitance ⁴			8	pF

Notes:

- 1. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.
- 2. Signals without pull-up resistors must have 3 mA low output current. Signals requiring pull-up must have 6 mA; the latter include, FRAME#, IRDY#, TRDY#, DEVSEL#, STOP#, SERR#, PERR#, LOCK#, and, when used, AD[63::32], C/BE[7::4]#, PAR64, REQ64#, and ACK64#.
- 3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).
- 4. Lower capacitance on this input-only pin allows for non-resistive coupling to AD[xx].



EQ 1-2

Figure 1-9 shows the 5.0 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the A54SX16P device.




Figure 1-9 • 5.0 V PCI Curve for A54SX16P Device

$$I_{OH} = 11.9 \times (V_{OUT} - 5.25) \times (V_{OUT} + 2.45)$$

$$I_{OL} = 78.5 \times V_{OUT} \times (4.4 - V_{OUT})$$
for $V_{CC} > V_{OUT} > 3.1 \text{ V}$

$$EQ 1-1$$

A54SX16P DC Specifications (3.3 V PCI Operation)

Table 1-8 • A54SX16P DC Specifications (3.3 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
V_{CCA}	Supply Voltage for Array		3.0	3.6	V
V_{CCR}	Supply Voltage required for Internal Biasing		3.0	3.6	V
V_{CCI}	Supply Voltage for I/Os		3.0	3.6	V
V_{IH}	Input High Voltage		0.5V _{CC}	$V_{CC} + 0.5$	V
V_{IL}	Input Low Voltage		-0.5	0.3V _{CC}	V
I _{IPU}	Input Pull-up Voltage ¹		0.7V _{CC}		V
I _{IL}	Input Leakage Current ²	$0 < V_{IN} < V_{CC}$		±10	μΑ
V_{OH}	Output High Voltage	I _{OUT} = -500 μA	0.9V _{CC}		V
V_{OL}	Output Low Voltage	I _{OUT} = 1500 μA		0.1V _{CC}	V
C _{IN}	Input Pin Capacitance ³			10	pF
C _{CLK}	CLK Pin Capacitance		5	12	pF
C _{IDSEL}	IDSEL Pin Capacitance ⁴			8	pF

Notes:

- 1. This specification should be guaranteed by design. It is the minimum voltage to which pull-up resistors are calculated to pull a floated network. Applications sensitive to static power utilization should assure that the input buffer is conducting minimum current at this input voltage.
- 2. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.
- 3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).
- 4. Lower capacitance on this input-only pin allows for non-resistive coupling to AD[xx].

1-12 v3.2



Figure 1-11 shows the characterized power dissipation numbers for the shift register design using frequencies ranging from 1 MHz to 200 MHz.




Figure 1-11 • Power Dissipation

Junction Temperature (T_J)

The temperature that you select in Designer Series software is the junction temperature, not ambient temperature. This is an important distinction because the heat generated from dynamic power consumption is usually hotter than the ambient temperature. Use the equation below to calculate junction temperature.

Junction Temperature = $\Delta T + T_a$

EQ 1-13

Where:

T_a = Ambient Temperature

 ΔT = Temperature gradient between junction (silicon) and ambient

 $\Delta T = \theta_{ja} \times P$

P = Power calculated from Estimating Power Consumption section

 θ_{ja} = Junction to ambient of package. θ_{ja} numbers are located in the "Package Thermal Characteristics" section

Package Thermal Characteristics

The device junction to case thermal characteristic is θ_{jc} , and the junction to ambient air characteristic is θ_{ja} . The thermal characteristics for θ_{ja} are shown with two different air flow rates.

The maximum junction temperature is 150 °C.

A sample calculation of the absolute maximum power dissipation allowed for a TQFP 176-pin package at commercial temperature and still air is as follows:


Maximum Power Allowed =
$$\frac{\text{Max. junction temp. (°C)} - \text{Max. ambient temp. (°C)}}{\theta_{ja}}$$
 = $\frac{150^{\circ}\text{C} - 70^{\circ}\text{C}}{28^{\circ}\text{C/W}}$ = 2.86 W

v3.2

EQ 1-14

1-19

SX Timing Model



Note: Values shown for A54SX08-3, worst-case commercial conditions.

Figure 1-12 • SX Timing Model

Hardwired Clock Routed Clock External Setup = $t_{INY} + t_{IRD1} + t_{SUD} - t_{RCKH}$ External Setup = $t_{INY} + t_{IRD1} + t_{SUD} - t_{HCKH}$ = 1.5 + 0.3 + 0.5 - 1.0 = 1.3 ns= 1.5 + 0.3 + 0.5 - 1.5 = 0.8 nsEQ 1-15 EQ 1-17 Clock-to-Out (Pin-to-Pin) Clock-to-Out (Pin-to-Pin) $= t_{HCKH} + t_{RCO} + t_{RD1} + t_{DHL}$ = $t_{RCKH} + t_{RCO} + t_{RD1} + t_{DHL}$ = 1.0 + 0.8 + 0.3 + 1.6 = 3.7 ns= 1.52 + 0.8 + 0.3 + 1.6 = 4.2 nsEQ 1-16 EQ 1-18

Register Cell Timing Characteristics




Figure 1-17 • Flip-Flops

Timing Characteristics

Timing characteristics for SX devices fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all SX family members. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design is complete. Delay values may then be determined by using the DirectTime Analyzer utility or performing simulation with post-layout delays.

Critical Nets and Typical Nets

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most time-critical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to 6% of the nets in a design may be designated as critical, while 90% of the nets in a design are typical.

Long Tracks

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes five antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically up to 6 percent of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 8.4 ns delay. This additional delay is represented statistically in higher fanout (FO = 24) routing delays in the datasheet specifications section.

Timing Derating

SX devices are manufactured in a CMOS process. Therefore, device performance varies according to temperature, voltage, and process variations. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.

A54SX08 Timing Characteristics

Table 1-17 • A54SX08 Timing Characteristics (Worst-Case Commercial Conditions, V_{CCR} = 4.75 V, V_{CCA}, V_{CCI} = 3.0 V, T_J = 70°C)

		'-3' 9	Speed	'-2' 9	peed	'-1' !	Speed	'Std' Speed		
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
C-Cell Prop	agation Delays ¹									
t _{PD}	Internal Array Module		0.6		0.7		8.0		0.9	ns
Predicted R	Routing Delays ²									
t _{DC}	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t_{FC}	FO = 1 Routing Delay, Fast Connect		0.3		0.4		0.4		0.5	ns
t _{RD1}	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t _{RD2}	FO = 2 Routing Delay		0.6		0.7		8.0		0.9	ns
t _{RD3}	FO = 3 Routing Delay		8.0		0.9		1.0		1.2	ns
t _{RD4}	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t _{RD8}	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t _{RD12}	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns
R-Cell Timi	ng									
t _{RCO}	Sequential Clock-to-Q		8.0		1.1		1.2		1.4	ns
t_{CLR}	Asynchronous Clear-to-Q		0.5		0.6		0.7		8.0	ns
t _{PRESET}	Asynchronous Preset-to-Q		0.7		8.0		0.9		1.0	ns
t_{SUD}	Flip-Flop Data Input Set-Up	0.5		0.5		0.7		0.8		ns
t_{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t _{WASYN}	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
Input Mod	ule Propagation Delays									
t _{INYH}	Input Data Pad-to-Y HIGH		1.5		1.7		1.9		2.2	ns
t _{INYL}	Input Data Pad-to-Y LOW		1.5		1.7		1.9		2.2	ns
Input Mod	ule Predicted Routing Delays ²									
t _{IRD1}	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t _{IRD2}	FO = 2 Routing Delay		0.6		0.7		8.0		0.9	ns
t _{IRD3}	FO = 3 Routing Delay		0.8		0.9		1.0		1.2	ns
t _{IRD4}	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t _{IRD8}	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t _{IRD12}	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns

Note:

1-24 v3.2

^{1.} For dual-module macros, use t_{PD} + t_{RD1} + t_{PDn} , t_{RCO} + t_{RD1} + t_{PDn} , or t_{PD1} + t_{RD1} + t_{SUD} , whichever is appropriate.

^{2.} Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

Table 1-17 • A54SX08 Timing Characteristics (Continued) (Worst-Case Commercial Conditions, V_{CCR} = 4.75 V, V_{CCA}, V_{CCI} = 3.0 V, T_J = 70°C)

		'-3' 9	Speed	'-2' \$	–2' Speed '–1' S		Speed	'Std'	Speed	
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
Dedicated (Hardwired) Array Clock Network										
t _{HCKH}	Input LOW to HIGH (pad to R-Cell input)		1.0		1.1		1.3		1.5	ns
t_{HCKL}	Input HIGH to LOW (pad to R-Cell input)		1.0		1.2		1.4		1.6	ns
t_{HPWH}	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
t_{HPWL}	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
t _{HCKSW}	Maximum Skew		0.1		0.2		0.2		0.2	ns
t _{HP}	Minimum Period	2.7		3.1		3.6		4.2		ns
f_{HMAX}	Maximum Frequency		350		320		280		240	MHz
Routed Arra	ay Clock Networks									
t _{RCKH}	Input LOW to HIGH (light load) (pad to R-Cell input)		1.3		1.5		1.7		2.0	ns
t _{RCKL}	Input HIGH to LOW (light load) (pad to R-Cell Input)		1.4		1.6		1.8		2.1	ns
t _{RCKH}	Input LOW to HIGH (50% load) (pad to R-Cell input)		1.4		1.7		1.9		2.2	ns
t _{RCKL}	Input HIGH to LOW (50% load) (pad to R-Cell input)		1.5		1.7		2.0		2.3	ns
t _{RCKH}	Input LOW to HIGH (100% load) (pad to R-Cell input)		1.5		1.7		1.9		2.2	ns
t_{RCKL}	Input HIGH to LOW (100% load) (pad to R-Cell input)		1.5		1.8		2.0		2.3	ns
t _{RPWH}	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
t _{RPWL}	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
t _{RCKSW}	Maximum Skew (light load)		0.1		0.2		0.2		0.2	ns
t _{RCKSW}	Maximum Skew (50% load)		0.3		0.3		0.4		0.4	ns
t _{RCKSW}	Maximum Skew (100% load)		0.3		0.3		0.4		0.4	ns
TTL Output	Module Timing1									
t _{DLH}	Data-to-Pad LOW to HIGH		1.6		1.9		2.1		2.5	ns
t_{DHL}	Data-to-Pad HIGH to LOW		1.6		1.9		2.1		2.5	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.1		2.4		2.8		3.2	ns
t _{ENZH}	Enable-to-Pad, Z to H		2.3		2.7		3.1		3.6	ns
t _{ENLZ}	Enable-to-Pad, L to Z		1.4		1.7		1.9		2.2	ns

Note:

- 1. For dual-module macros, use $t_{PD}+t_{RD1}+t_{PDn}$, $t_{RCO}+t_{RD1}+t_{PDn}$, or $t_{PD1}+t_{RD1}+t_{SUD}$, whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.



A54SX32 Timing Characteristics

Table 1-20 • A54SX32 Timing Characteristics (Worst-Case Commercial Conditions, V_{CCR}= 4.75 V, V_{CCA}, V_{CCI} = 3.0 V, T_J = 70°C)

		'-3' \$	Speed	'-2' 9	Speed	'-1' 9	Speed	'Std'	Speed	
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
C-Cell Propa	agation Delays ¹									
t _{PD}	Internal Array Module		0.6		0.7		8.0		0.9	ns
Predicted R	outing Delays ²									
t _{DC}	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t _{FC}	FO = 1 Routing Delay, Fast Connect		0.3		0.4		0.4		0.5	ns
t _{RD1}	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t _{RD2}	FO = 2 Routing Delay		0.7		8.0		0.9		1.0	ns
t _{RD3}	FO = 3 Routing Delay		1.0		1.2		1.4		1.6	ns
t _{RD4}	FO = 4 Routing Delay		1.4		1.6		1.8		2.1	ns
t _{RD8}	FO = 8 Routing Delay		2.7		3.1		3.5		4.1	ns
t _{RD12}	FO = 12 Routing Delay		4.0		4.7		5.3		6.2	ns
R-Cell Timir	ng									
t _{RCO}	Sequential Clock-to-Q		0.8		1.1		1.3		1.4	ns
t _{CLR}	Asynchronous Clear-to-Q		0.5		0.6		0.7		8.0	ns
t _{PRESET}	Asynchronous Preset-to-Q		0.7		8.0		0.9		1.0	ns
t _{SUD}	Flip-Flop Data Input Set-Up	0.5		0.6		0.7		0.8		ns
t _{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t _{WASYN}	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
Input Modu	ıle Propagation Delays									
t _{INYH}	Input Data Pad-to-Y HIGH		1.5		1.7		1.9		2.2	ns
t _{INYL}	Input Data Pad-to-Y LOW		1.5		1.7		1.9		2.2	ns
Predicted In	nput Routing Delays ²									
t _{IRD1}	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t _{IRD2}	FO = 2 Routing Delay		0.7		8.0		0.9		1.0	ns
t _{IRD3}	FO = 3 Routing Delay		1.0		1.2		1.4		1.6	ns
t _{IRD4}	FO = 4 Routing Delay		1.4		1.6		1.8		2.1	ns
t _{IRD8}	FO = 8 Routing Delay		2.7		3.1		3.5		4.1	ns
t _{IRD12}	FO = 12 Routing Delay		4.0		4.7		5.3		6.2	ns

Note:

- 1. For dual-module macros, use t_{PD} + t_{RD1} + t_{PDn_r} t_{RCO} + t_{RD1} + t_{PDn_r} or t_{PD1} + t_{RD1} + t_{SUD} , whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- 3. Delays based on 35 pF loading, except t_{ENZL} and t_{ENZH} . For t_{ENZL} and t_{ENZH} the loading is 5 pF.

144-Pin TQFP




Figure 2-3 • 144-Pin TQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

144-Pin TQFP								
Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function					
1	GND	GND	GND					
2	TDI, I/O	TDI, I/O	TDI, I/O					
3	I/O	1/0	I/O					
4	I/O	1/0	I/O					
5	I/O	1/0	I/O					
6	I/O	1/0	1/0					
7	I/O	1/0	I/O					
8	I/O	I/O	1/0					
9	TMS	TMS	TMS					
10	V _{CCI}	V_{CCI}	V _{CCI}					
11	GND	GND	GND					
12	I/O	I/O	1/0					
13	I/O	1/0	I/O					
14	I/O	I/O	1/0					
15	I/O	I/O	1/0					
16	I/O	I/O	I/O					
17	I/O	1/0	1/0					
18	I/O	I/O	1/0					
19	V_{CCR}	V_{CCR}	V_{CCR}					
20	V_{CCA}	V_{CCA}	V_{CCA}					
21	I/O	1/0	I/O					
22	I/O	1/0	I/O					
23	I/O	1/0	I/O					
24	I/O	1/0	I/O					
25	I/O	1/0	I/O					
26	I/O	1/0	I/O					
27	I/O	1/0	I/O					
28	GND	GND	GND					
29	V _{CCI}	V _{CCI}	V _{CCI}					
30	V_{CCA}	V _{CCA}	V _{CCA}					
31	I/O	1/0	I/O					
32	I/O	1/0	I/O					
33	I/O	I/O	1/0					
34	I/O	I/O	1/0					
35	I/O	I/O	I/O					
36	GND	GND	GND					

144-Pin TQFP									
Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function						
37	I/O	1/0	I/O						
38	I/O	1/0	I/O						
39	I/O	1/0	I/O						
40	I/O	1/0	I/O						
41	I/O	1/0	I/O						
42	I/O	1/0	I/O						
43	I/O	1/0	I/O						
44	V _{CCI}	V _{CCI}	V _{CCI}						
45	I/O	I/O	I/O						
46	I/O	I/O	I/O						
47	I/O	I/O	I/O						
48	I/O	I/O	I/O						
49	I/O	I/O	I/O						
50	I/O	1/0	I/O						
51	I/O	1/0	I/O						
52	I/O	I/O	I/O						
53	I/O	1/0	I/O						
54	PRB, I/O	PRB, I/O	PRB, I/O						
55	I/O	I/O	I/O						
56	V_{CCA}	V_{CCA}	V_{CCA}						
57	GND	GND	GND						
58	V_{CCR}	V_{CCR}	V_{CCR}						
59	I/O	1/0	I/O						
60	HCLK	HCLK	HCLK						
61	I/O	I/O	I/O						
62	I/O	1/0	I/O						
63	I/O	1/0	I/O						
64	I/O	1/0	I/O						
65	I/O	I/O	I/O						
66	I/O	I/O	I/O						
67	I/O	I/O	I/O						
68	V _{CCI}	V _{CCI}	V _{CCI}						
69	I/O	I/O	I/O						
70	I/O	1/0	I/O						
71	TDO, I/O	TDO, I/O	TDO, I/O						
72	I/O	I/O	I/O						
		-							

2-8 v3.2



144-Pin TQFP									
Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function						
73	GND	GND	GND						
74	I/O	1/0	I/O						
75	I/O	I/O	I/O						
76	I/O	I/O	I/O						
77	I/O	I/O	I/O						
78	I/O	I/O	I/O						
79	V_{CCA}	V_{CCA}	V_{CCA}						
80	V _{CCI}	V _{CCI}	V _{CCI}						
81	GND	GND	GND						
82	I/O	I/O	I/O						
83	I/O	I/O	I/O						
84	I/O	I/O	I/O						
85	I/O	I/O	I/O						
86	I/O	1/0	I/O						
87	I/O	1/0	I/O						
88	I/O	1/0	I/O						
89	V _{CCA}	V _{CCA}	V _{CCA}						
90	V_{CCR}	V_{CCR}	V_{CCR}						
91	I/O	1/0	I/O						
92	I/O	1/0	I/O						
93	I/O	1/0	I/O						
94	I/O	1/0	I/O						
95	I/O	1/0	I/O						
96	I/O	1/0	I/O						
97	I/O	1/0	I/O						
98	V_{CCA}	V_{CCA}	V_{CCA}						
99	GND	GND	GND						
100	I/O	I/O	I/O						
101	GND	GND	GND						
102	V _{CCI}	V _{CCI}	V _{CCI}						
103	I/O	I/O	I/O						
104	I/O	I/O	I/O						
105	I/O	1/0	I/O						
106	I/O	1/0	I/O						
107	I/O	I/O	I/O						
108	I/O	I/O	I/O						

	144-Pin TQFP								
Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function						
109	GND	GND	GND						
110	I/O	I/O	1/0						
111	I/O	I/O	1/0						
112	I/O	1/0	1/0						
113	I/O	1/0	1/0						
114	I/O	1/0	1/0						
115	V _{CCI}	V _{CCI}	V _{CCI}						
116	I/O	1/0	I/O						
117	I/O	I/O	1/0						
118	I/O	I/O	1/0						
119	I/O	I/O	I/O						
120	I/O	1/0	I/O						
121	I/O	I/O	I/O						
122	I/O	I/O	1/0						
123	I/O	I/O	1/0						
124	I/O	I/O	1/0						
125	CLKA	CLKA	CLKA						
126	CLKB	CLKB	CLKB						
127	V_{CCR}	V_{CCR}	V_{CCR}						
128	GND	GND	GND						
129	V_{CCA}	V_{CCA}	V_{CCA}						
130	I/O	I/O	I/O						
131	PRA, I/O	PRA, I/O	PRA, I/O						
132	I/O	1/0	1/0						
133	I/O	1/0	1/0						
134	I/O	I/O	1/0						
135	I/O	I/O	1/0						
136	I/O	1/0	1/0						
137	I/O	1/0	I/O						
138	I/O	1/0	1/0						
139	I/O	1/0	I/O						
140	V _{CCI}	V _{CCI}	V _{CCI}						
141	I/O	I/O	I/O						
142	I/O	I/O	I/O						
143	I/O	1/0	I/O						
144	TCK, I/O	TCK, I/O	TCK, I/O						



176-Pin TQFP			
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function
137	I/O	I/O	I/O
138	I/O	I/O	I/O
139	I/O	I/O	I/O
140	V _{CCI}	V _{CCI}	V _{CCI}
141	I/O	I/O	1/0
142	I/O	I/O	I/O
143	I/O	I/O	1/0
144	I/O	I/O	I/O
145	I/O	I/O	1/0
146	I/O	I/O	1/0
147	I/O	I/O	I/O
148	I/O	I/O	I/O
149	I/O	I/O	1/0
150	I/O	I/O	I/O
151	I/O	I/O	I/O
152	CLKA	CLKA	CLKA
153	CLKB	CLKB	CLKB
154	V_{CCR}	V_{CCR}	V_{CCR}
155	GND	GND	GND
156	V_{CCA}	V_{CCA}	V_{CCA}

176-Pin TQFP				
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function	
157	PRA, I/O	PRA, I/O	PRA, I/O	
158	I/O	I/O	1/0	
159	I/O	I/O	1/0	
160	I/O	I/O	1/0	
161	I/O	I/O	1/0	
162	I/O	I/O	1/0	
163	I/O	I/O	1/0	
164	I/O	I/O	1/0	
165	I/O	I/O	1/0	
166	I/O	I/O	1/0	
167	I/O	I/O	1/0	
168	NC	I/O	1/0	
169	V _{CCI}	V _{CCI}	V _{CCI}	
170	I/O	I/O	1/0	
171	NC	I/O	1/0	
172	NC	I/O	1/0	
173	NC	I/O	I/O	
174	I/O	I/O	1/0	
175	I/O	I/O	1/0	
176	TCK, I/O	TCK, I/O	TCK, I/O	



100-Pin VQFP				
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function		
1	GND	GND		
2	TDI, I/O	TDI, I/O		
3	1/0	I/O		
4	I/O	I/O		
5	I/O	I/O		
6	I/O	I/O		
7	TMS	TMS		
8	V _{CCI}	V _{CCI}		
9	GND	GND		
10	I/O	I/O		
11	I/O	I/O		
12	1/0	I/O		
13	1/0	I/O		
14	I/O	I/O		
15	I/O	I/O		
16	I/O	I/O		
17	I/O	I/O		
18	I/O	I/O		
19	I/O	I/O		
20	V _{CCI}	V _{CCI}		
21	I/O	I/O		
22	I/O	I/O		
23	I/O	I/O		
24	I/O	I/O		
25	I/O	I/O		
26	I/O	I/O		
27	I/O	I/O		
28	I/O	I/O		
29	I/O	1/0		
30	I/O	I/O		
31	1/0	1/0		
32	I/O	I/O		
33	1/0	I/O		
34	PRB, I/O	PRB, I/O		

100-Pin VQFP				
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function		
35	V_{CCA}	V_{CCA}		
36	GND	GND		
37	V_{CCR}	V_{CCR}		
38	1/0	I/O		
39	HCLK	HCLK		
40	1/0	I/O		
41	1/0	I/O		
42	1/0	I/O		
43	1/0	I/O		
44	V _{CCI}	V _{CCI}		
45	1/0	I/O		
46	1/0	I/O		
47	1/0	I/O		
48	1/0	I/O		
49	TDO, I/O	TDO, I/O		
50	1/0	I/O		
51	GND	GND		
52	1/0	I/O		
53	1/0	I/O		
54	1/0	I/O		
55	1/0	I/O		
56	I/O	I/O		
57	V_{CCA}	V_{CCA}		
58	V _{CCI}	V _{CCI}		
59	1/0	I/O		
60	I/O	I/O		
61	I/O	I/O		
62	I/O	I/O		
63	I/O	I/O		
64	I/O	I/O		
65	I/O	I/O		
66	I/O	I/O		
67	V_{CCA}	V _{CCA}		
68	GND	GND		

100-Pin VQFP				
Pin Number	A545X08 Function	A54SX16, A54SX16P Function		
69	GND	GND		
70	I/O	1/0		
71	I/O	I/O		
72	I/O	1/0		
73	I/O	I/O		
74	I/O	I/O		
75	1/0	1/0		
76	I/O	1/0		
77	I/O	I/O		
78	I/O	1/0		
79	I/O	I/O		
80	I/O	1/0		
81	I/O	I/O		
82	V _{CCI}	V _{CCI}		
83	I/O	I/O		
84	I/O	1/0		
85	I/O	I/O		
86	I/O	I/O		
87	CLKA	CLKA		
88	CLKB	CLKB		
89	V_{CCR}	V_{CCR}		
90	V_{CCA}	V_{CCA}		
91	GND	GND		
92	PRA, I/O	PRA, I/O		
93	I/O	I/O		
94	I/O	1/0		
95	1/0	1/0		
96	1/0	1/0		
97	1/0	1/0		
98	1/0	1/0		
99	1/0	1/0		
100	TCK, I/O	TCK, I/O		

313-Pin PBGA




Figure 2-6 • 313-Pin PBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

2-16 v3.2

329-Pin PBGA




Figure 2-7 • 329-Pin PBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.