

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Details	
Product Status	Obsolete
Number of LABs/CLBs	1452
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	81
Number of Gates	24000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	100-TQFP
Supplier Device Package	100-VQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a54sx16-1vq100i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table of Contents

SX Family FPGAs

General Description 1-1
SX Family Architecture 1-1
Programming 1-7
3.3 V / 5 V Operating Conditions 1-7
PCI Compliance for the SX Family 1-9
A54SX16P AC Specifications for (PCI Operation) 1-10
A54SX16P DC Specifications (3.3 V PCI Operation) 1-12
A54SX16P AC Specifications (3.3 V PCI Operation) 1-13
Power-Up Sequencing 1-15
Power-Down Sequencing 1-15
Evaluating Power in SX Devices 1-16
SX Timing Model 1-21
Timing Characteristics 1-23

Package Pin Assignments

84-Pin PLCC	 	• •	• •	•	 	 •	 	•	 • •	 • •	•	 • •	••	 • •	•	 • •	 •	 • •	•	 		2-1
208-Pin PQFP																						
144-Pin TQFP	 		• •		 		 		 	 		 		 		 		 	•	 		2-7
176-Pin TQFP																						
100-Pin VQFP	 			•	 	 •	 	•	 	 	•	 • •	• •	 		 	 •	 	•	 	2	2-14
313-Pin PBGA	 				 		 	•	 	 		 		 		 		 	•	 	2	2-16
329-Pin PBGA	 			•	 	 •	 	•	 	 	•	 • •	• •	 		 	 •	 	•	 	2	2-19
144-Pin FBGA	 				 		 		 	 		 		 		 		 	•	 	2	2-23

Datasheet Information

List of Changes	3-1
Datasheet Categories	3-1
International Traffic in Arms Regulations (ITAR) and Export Administration	
Regulations (EAR)	3-1



General Description

The Actel SX family of FPGAs features a sea-of-modules architecture that delivers device performance and integration levels not currently achieved by any other FPGA architecture. SX devices greatly simplify design time, enable dramatic reductions in design costs and power consumption, and further decrease time to market for performance-intensive applications.

The Actel SX architecture features two types of logic modules, the combinatorial cell (C-cell) and the register cell (R-cell), each optimized for fast and efficient mapping of synthesized logic functions. The routing and interconnect resources are in the metal layers above the logic modules, providing optimal use of silicon. This enables the entire floor of the device to be spanned with an uninterrupted grid of fine-grained, synthesis-friendly logic modules (or "sea-of-modules"), which reduces the distance signals have to travel between logic modules. To minimize signal propagation delay, SX devices employ both local and general routing resources. The high-speed local routing resources (DirectConnect and FastConnect) enable very fast local signal propagation that is optimal for fast counters, state machines, and datapath logic. The general system of segmented routing tracks allows any logic module in the array to be connected to any other logic or I/O module. Within this system, propagation delay is minimized by limiting the number of antifuse interconnect elements to five (90 percent of connections typically use only three antifuses). The unique local and general routing structure featured in SX devices gives fast and predictable performance, allows 100 percent pin-locking with full logic utilization, enables concurrent PCB development, reduces design time, and allows designers to achieve performance goals with minimum effort.

Further complementing SX's flexible routing structure is a hardwired, constantly loaded clock network that has been tuned to provide fast clock propagation with minimal clock skew. Additionally, the high performance of the internal logic has eliminated the need to embed latches or flip-flops in the I/O cells to achieve fast clockto-out or fast input setup times. SX devices have easy to use I/O cells that do not require HDL instantiation, facilitating design reuse and reducing design and verification time.

SX Family Architecture

The SX family architecture was designed to satisfy nextgeneration performance and integration requirements for production-volume designs in a broad range of applications.

Programmable Interconnect Element

The SX family provides efficient use of silicon by locating the routing interconnect resources between the Metal 2 (M2) and Metal 3 (M3) layers (Figure 1-1 on page 1-2). This completely eliminates the channels of routing and interconnect resources between logic modules (as implemented on SRAM FPGAs and previous generations of antifuse FPGAs), and enables the entire floor of the device to be spanned with an uninterrupted grid of logic modules.

Interconnection between these logic modules is achieved using The Actel patented metal-to-metal programmable antifuse interconnect elements, which are embedded between the M2 and M3 layers. The antifuses are normally open circuit and, when programmed, form a permanent low-impedance connection.

The extremely small size of these interconnect elements gives the SX family abundant routing resources and provides excellent protection against design pirating. Reverse engineering is virtually impossible because it is extremely difficult to distinguish between programmed and unprogrammed antifuses, and there is no configuration bitstream to intercept.

Additionally, the interconnect elements (i.e., the antifuses and metal tracks) have lower capacitance and lower resistance than any other device of similar capacity, leading to the fastest signal propagation in the industry.

Logic Module Design

The SX family architecture is described as a "sea-ofmodules" architecture because the entire floor of the device is covered with a grid of logic modules with virtually no chip area lost to interconnect elements or routing. The Actel SX family provides two types of logic modules, the register cell (R-cell) and the combinatorial cell (C-cell).

The R-cell contains a flip-flop featuring asynchronous clear, asynchronous preset, and clock enable (using the S0 and S1 lines) control signals (Figure 1-2). The R-cell registers feature programmable clock polarity selectable on a register-by-register basis. This provides additional

flexibility while allowing mapping of synthesized functions into the SX FPGA. The clock source for the R-cell can be chosen from either the hardwired clock or the routed clock.



Figure 1-1 • SX Family Interconnect Elements



Figure 1-2 • R-Cell

The C-cell implements a range of combinatorial functions up to 5-inputs (Figure 1-3 on page 1-3). Inclusion of the DB input and its associated inverter function dramatically increases the number of combinatorial functions that can be implemented in a single module from 800 options in previous architectures to more than 4,000 in the SX architecture. An example of the improved flexibility enabled by the inversion capability is the ability to integrate a 3-input exclusive-OR function into a single C-cell. This facilitates construction of 9-bit parity-tree functions with 2 ns propagation delays. At the same time, the C-cell structure is extremely synthesis friendly, simplifying the overall design and reducing synthesis time.





Figure 1-8 • Probe Setup

Programming

Device programming is supported through Silicon Sculptor series of programmers. In particular, Silicon Sculptor II are compact, robust, single-site and multi-site device programmer for the PC.

With standalone software, Silicon Sculptor II allows concurrent programming of multiple units from the same PC, ensuring the fastest programming times possible. Each fuse is subsequently verified by Silicon Sculptor II to insure correct programming. In addition, integrity tests ensure that no extra fuses are programmed. Silicon Sculptor II also provides extensive hardware self-testing capability. The procedure for programming an SX device using Silicon Sculptor II are as follows:

- 1. Load the .AFM file
- 2. Select the device to be programmed
- 3. Begin programming

When the design is ready to go to production, Actel offers device volume-programming services either through distribution partners or via in-house programming from the factory.

For more details on programming SX devices, refer to the *Programming Antifuse Devices* application note and the *Silicon Sculptor II User's Guide*.

3.3 V / 5 V Operating Conditions *Table 1-3* • Absolute Maximum Ratings¹

Symbol	Parameter	Limits	Units
V _{CCR} ²	DC Supply Voltage ³	-0.3 to + 6.0	V
V _{CCA} ²	DC Supply Voltage	-0.3 to + 4.0	V
V _{CCI} ²	DC Supply Voltage (A54SX08, A54SX16, A54SX32)	-0.3 to + 4.0	V
V _{CCI} ²	DC Supply Voltage (A54SX16P)	-0.3 to + 6.0	V
VI	Input Voltage	-0.5 to + 5.5	V
V _O	Output Voltage	-0.5 to + 3.6	V
I _{IO}	I/O Source Sink Current ³	-30 to + 5.0	mA
T _{STG}	Storage Temperature	-65 to +150	°C

Notes:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the Recommended Operating Conditions.

2. V_{CCR} in the A54SX16P must be greater than or equal to V_{CCI} during power-up and power-down sequences and during normal operation.

3. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than V_{CC} + 0.5 V or less than GND – 0.5 V, the internal protection diodes will forward-bias and can draw excessive current.

A54SX16P AC Specifications for (PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
I _{OH(AC)}	Switching Current High	$0 < V_{OUT} \le 1.4^{1}$	-44		mA
		$1.4 \le V_{OUT} < 2.4^{1, 2}$	-44 + (V _{OUT} - 1.4)/0.024		mA
		$3.1 < V_{OUT} < V_{CC}^{1, 3}$		EQ 1-1 on page 1-11	
	(Test Point)	$V_{OUT} = 3.1^{3}$		-142	mA
I _{OL(AC)}	Switching Current High	$V_{OUT} \ge 2.2^{1}$	95		mA
		$2.2 > V_{OUT} > 0.55^{1}$	V _{OUT} /0.023		
		$0.71 > V_{OUT} > 0^{1, 3}$		EQ 1-2 on page 1-11	mA
	(Test Point)	$V_{OUT} = 0.71^{3}$		206	mA
I _{CL}	Low Clamp Current	$-5 < V_{IN} \leq -1$	-25 + (V _{IN} + 1)/0.015		mA
slew _R	Output Rise Slew Rate	0.4 V to 2.4 V load ⁴	1	5	V/ns
slew _F	Output Fall Slew Rate	2.4 V to 0.4 V load ⁴	1	5	V/ns

Table 1-7 A54SX16P AC Specifications for (PCI Operation)

Notes:

1. Refer to the V/I curves in Figure 1-9 on page 1-11. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half-size output drivers may be used on these signals. This specification does not apply to CLK and RST#, which are system outputs. "Switching Current High" specifications are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD#, which are open drain outputs.

2. Note that this segment of the minimum current curve is drawn from the AC drive point directly to the DC drive point rather than toward the voltage rail (as is done in the pull-down curve). This difference is intended to allow for an optional N-channel pull-up.

3. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (A and B) are provided with the respective diagrams in Figure 1-9 on page 1-11. The equation defined maxima should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.

4. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per revision 2.0 of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is now required (the maximum is no longer simply a guideline). Since adherence to the maximum slew rate was not required prior to revision 2.1 of the specification, there may be components in the market for some time that have faster edge rates; therefore, motherboard designers must bear in mind that rise and fall times faster than this specification could occur, and should ensure that signal integrity modeling accounts for this. Rise slew rate does not apply to open drain outputs.





Figure 1-9 shows the 5.0 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the A54SX16P device.



Figure 1-9 • 5.0 V PCI Curve for A54SX16P Device

 $I_{OH} = 11.9 \times (V_{OUT} - 5.25) \times (V_{OUT} + 2.45)$ for V_{CC} > V_{OUT} > 3.1 V $I_{OL} = 78.5 \times V_{OUT} \times (4.4 - V_{OUT})$ for 0 V < V_{OUT} < 0.71 V

EQ 1-1

EQ 1-2

A54SX16P DC Specifications (3.3 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
V _{CCA}	Supply Voltage for Array		3.0	3.6	V
V _{CCR}	Supply Voltage required for Internal Biasing		3.0	3.6	V
V _{CCI}	Supply Voltage for I/Os		3.0	3.6	V
V_{IH}	Input High Voltage		0.5V _{CC}	$V_{CC} + 0.5$	V
V _{IL}	Input Low Voltage		-0.5	0.3V _{CC}	V
I _{IPU}	Input Pull-up Voltage ¹		0.7V _{CC}		V
IIL	Input Leakage Current ²	$0 < V_{IN} < V_{CC}$		±10	μA
V _{OH}	Output High Voltage	I _{OUT} = –500 μA	0.9V _{CC}		V
V _{OL}	Output Low Voltage	I _{OUT} = 1500 μA		0.1V _{CC}	V
C _{IN}	Input Pin Capacitance ³			10	pF
C _{CLK}	CLK Pin Capacitance		5	12	pF
C _{IDSEL}	IDSEL Pin Capacitance ⁴			8	pF

Table 1-8 • A54SX16P DC Specifications (3.3 V PCI Operation)

Notes:

1. This specification should be guaranteed by design. It is the minimum voltage to which pull-up resistors are calculated to pull a floated network. Applications sensitive to static power utilization should assure that the input buffer is conducting minimum current at this input voltage.

2. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.

3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).

4. Lower capacitance on this input-only pin allows for non-resistive coupling to AD[xx].

A54SX16P AC Specifications (3.3 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
	Switching Current High	$0 < V_{OUT} \le 0.3 V_{CC}^{1}$			mA
1		$0.3V_{CC} \le V_{OUT} < 0.9V_{CC}^{-1}$	-12V _{CC}		mA
IOH(AC)		$0.7V_{CC} < V_{OUT} < V_{CC}^{1, 2}$	–17.1 + (V _{CC} – V _{OUT})	EQ 1-3 on page 1-14	
	(Test Point)	$V_{OUT} = 0.7 V_{CC}^2$		-32V _{CC}	mA
	Switching Current High	$V_{CC} > V_{OUT} \ge 0.6 V_{CC}^{1}$			mA
1		$0.6V_{CC} > V_{OUT} > 0.1V_{CC}^{1}$	16V _{CC}		mA
I _{OL(AC)}		$0.18V_{CC} > V_{OUT} > 0^{1, 2}$	26.7V _{OUT}	EQ 1-4 on page 1-14	mA
	(Test Point)	$V_{OUT} = 0.18 V_{CC}^2$		38V _{CC}	
I _{CL}	Low Clamp Current	$-3 < V_{IN} \le -1$	–25 + (V _{IN} + 1)/0.015		mA
I _{CH}	High Clamp Current	$-3 < V_{IN} \le -1$	25 + (V _{IN} – V _{OUT} – 1)/0.015		mA
slew _R	Output Rise Slew Rate ³	$0.2V_{CC}$ to $0.6V_{CC}$ load	1	4	V/ns
slew _F	Output Fall Slew Rate ³	$0.6V_{CC}$ to $0.2V_{CC}$ load	1	4	V/ns

Table 1-9 • A54SX16P AC Specifications (3.3 V PCI Operation)

Notes:

1. Refer to the V/I curves in Figure 1-10 on page 1-14. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to CLK and RST# which are system outputs. "Switching Current High" specification are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD# which are open drain outputs.

2. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (C and D) are provided with the respective diagrams in Figure 1-10 on page 1-14. The equation defined maxima should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.

3. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per the latest revision of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is required (the maximum is no longer simply a guideline). Rise slew rate does not apply to open drain outputs.



Table 1-13 shows capacitance values for various devices.

	A54SX08	A54SX16	A54SX16P	A54SX32
C _{EQM} (pF)	4.0	4.0	4.0	4.0
C _{EQI} (pF)	3.4	3.4	3.4	3.4
C _{EQO} (pF)	4.7	4.7	4.7	4.7
C _{EQCR} (pF)	1.6	1.6	1.6	1.6
C _{EQHV}	0.615	0.615	0.615	0.615
C _{EQHF}	60	96	96	140
r ₁ (pF)	87	138	138	171
r ₂ (pF)	87	138	138	171

 Table 1-13
 Capacitance Values for Devices

Table 1-14 • Power Consumption Guidelines

Guidelines for Calculating Power Consumption

The power consumption guidelines are meant to represent worst-case scenarios so that they can be generally used to predict the upper limits of power dissipation. These guidelines are shown in Table 1-14.

Sample Power Calculation

One of the designs used to characterize the SX family was a 528 bit serial-in, serial-out shift register. The design utilized 100 percent of the dedicated flip-flops of an A54SX16P device. A pattern of 0101... was clocked into the device at frequencies ranging from 1 MHz to 200 MHz. Shifting in a series of 0101... caused 50 percent of the flip-flops to toggle from low to high at every clock cycle.

Description	Power Consumption Guideline
Logic Modules (m)	20% of modules
Inputs Switching (n)	# inputs/4
Outputs Switching (p)	# outputs/4
First Routed Array Clock Loads (q ₁)	20% of register cells
Second Routed Array Clock Loads (q ₂)	20% of register cells
Load Capacitance (C _L)	35 pF
Average Logic Module Switching Rate (f _m)	f/10
Average Input Switching Rate (f _n)	f/5
Average Output Switching Rate (f _p)	f/10
Average First Routed Array Clock Rate (f _{q1})	f/2
Average Second Routed Array Clock Rate (f _{q2})	f/2
Average Dedicated Array Clock Rate (f _{s1})	f
Dedicated Clock Array Clock Loads (s ₁)	20% of regular modules

Follow the steps below to estimate power consumption. The values provided for the sample calculation below are for the shift register design above. This method for estimating power consumption is conservative and the actual power consumption of your design may be less than the estimated power consumption.

The total power dissipation for the SX family is the sum of the AC power dissipation and the DC power dissipation.

$$P_{Total} = P_{AC}$$
 (dynamic power) + P_{DC} (static power)

EQ 1-9

AC Power Dissipation

 $P_{AC} = P_{Module} + P_{RCLKA Net} + P_{RCLKB Net} + P_{HCLK Net} + P_{Output Buffer} + P_{Input Buffer}$

$$\begin{split} P_{AC} &= V_{CCA}^2 \times [(m \times C_{EQM} \times f_m)_{Module} + \\ (n \times C_{EQI} \times f_n)_{Input Buffer} + (p \times (C_{EQO} + C_L) \times f_p)_{Output Buffer} + \\ (0.5 & (q_1 \times C_{EQCR} \times f_{q1}) + (r_1 \times f_{q1}))_{RCLKA} + \\ (0.5 & (q_2 \times C_{EQCR} \times f_{q2}) + (r_2 \times f_{q2}))_{RCLKB} + \\ (0.5 & (s_1 \times C_{EQHV} \times f_{s1}) + (C_{EQHF} \times f_{s1}))_{HCLK}] \end{split}$$

EQ 1-11



SX Timing Model





Figure 1-12 • SX Timing Model

Hardwired Clock

External Setup = $t_{INY} + t_{IRD1} + t_{SUD} - t_{HCKH}$ = 1.5 + 0.3 + 0.5 - 1.0 = 1.3 ns

Clock-to-Out (Pin-to-Pin)

$$= t_{HCKH} + t_{RCO} + t_{RD1} + t_{DHL}$$

= 1.0 + 0.8 + 0.3 + 1.6 = 3.7 r

EQ 1-16

Routed Clock

	External Setup = $t_{INY} + t_{IRD1} + t_{SUD} - t_{RCKH}$ = 1.5 + 0.3 + 0.5 - 1.5 = 0.8 ns	
EQ 1-15		EQ 1-17
	Clock-to-Out (Pin-to-Pin)	
	$= t_{RCKH} + t_{RCO} + t_{RD1} + t_{DHL}$	
	= 1.52+ 0.8 + 0.3 + 1.6 = 4.2 ns	
EO 1-16		EQ 1-18











Figure 1-15 • Input Buffer Delays

Figure 1-16 • C-Cell Delays

A54SX08 Timing Characteristics

Table 1-17 • A54SX08 Timing Characteristics

(Worst-Case Commercial Conditions, V_{CCR} = 4.75 V, V_{CCA}, V_{CCI} = 3.0 V, T_J = 70°C)

		'–3' :	Speed	'-2' \$	Speed	'-1' :	Speed	'Std'		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Propa	agation Delays ¹									
t _{PD}	Internal Array Module		0.6		0.7		0.8		0.9	ns
Predicted R	outing Delays ²									
t _{DC}	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t _{FC}	FO = 1 Routing Delay, Fast Connect		0.3		0.4		0.4		0.5	ns
t _{RD1}	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t _{RD2}	FO = 2 Routing Delay		0.6		0.7		0.8		0.9	ns
t _{RD3}	FO = 3 Routing Delay		0.8		0.9		1.0		1.2	ns
t _{RD4}	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t _{RD8}	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t _{RD12}	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns
R-Cell Timir	ng									
t _{RCO}	Sequential Clock-to-Q		0.8		1.1		1.2		1.4	ns
t _{CLR}	Asynchronous Clear-to-Q		0.5		0.6		0.7		0.8	ns
t _{PRESET}	Asynchronous Preset-to-Q		0.7		0.8		0.9		1.0	ns
t _{SUD}	Flip-Flop Data Input Set-Up	0.5		0.5		0.7		0.8		ns
t _{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t _{WASYN}	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
Input Modu	le Propagation Delays									
t _{INYH}	Input Data Pad-to-Y HIGH		1.5		1.7		1.9		2.2	ns
t _{INYL}	Input Data Pad-to-Y LOW		1.5		1.7		1.9		2.2	ns
Input Modu	le Predicted Routing Delays ²									
t _{IRD1}	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t _{IRD2}	FO = 2 Routing Delay		0.6		0.7		0.8		0.9	ns
t _{IRD3}	FO = 3 Routing Delay		0.8		0.9		1.0		1.2	ns
t _{IRD4}	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t _{IRD8}	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t _{IRD12}	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns

Note:

1. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn'}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD'}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

Table 1-19 • A54SX16P Timing Characteristics (Continued)

(Worst-Case Commercial Conditions	, V _{CCR} = 4.75 V, V _{CC}	$_{CA}, V_{CCI} = 3.0 \text{ V}, \text{ T}_{\text{J}} = 70^{\circ}\text{C}$
-----------------------------------	--	---

		'-3'	Speed	'-2' 9	Speed	'-1' 9	5peed	'Std'	Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
TTL/PCI Out	put Module Timing									
t _{DLH}	Data-to-Pad LOW to HIGH		1.5		1.7		2.0		2.3	ns
t _{DHL}	Data-to-Pad HIGH to LOW		1.9		2.2		2.4		2.9	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.3		2.6		3.0		3.5	ns
t _{ENZH}	Enable-to-Pad, Z to H		1.5		1.7		1.9		2.3	ns
t _{ENLZ}	Enable-to-Pad, L to Z		2.7		3.1		3.5		4.1	ns
t _{ENHZ}	Enable-to-Pad, H to Z		2.9		3.3		3.7		4.4	ns
PCI Output	Module Timing ³									
t _{DLH}	Data-to-Pad LOW to HIGH		1.8		2.0		2.3		2.7	ns
t _{DHL}	Data-to-Pad HIGH to LOW		1.7		2.0		2.2		2.6	ns
t _{ENZL}	Enable-to-Pad, Z to L		0.8		1.0		1.1		1.3	ns
t _{ENZH}	Enable-to-Pad, Z to H		1.2		1.2		1.5		1.8	ns
t _{ENLZ}	Enable-to-Pad, L to Z		1.0		1.1		1.3		1.5	ns
t _{ENHZ}	Enable-to-Pad, H to Z		1.1		1.3		1.5		1.7	ns
TTL Output	Module Timing									
t _{DLH}	Data-to-Pad LOW to HIGH		2.1		2.5		2.8		3.3	ns
t _{DHL}	Data-to-Pad HIGH to LOW		2.0		2.3		2.6		3.1	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.5		2.9		3.2		3.8	ns
t _{ENZH}	Enable-to-Pad, Z to H		3.0		3.5		3.9		4.6	ns
t _{ENLZ}	Enable-to-Pad, L to Z		2.3		2.7		3.1		3.6	ns
t _{ENHZ}	Enable-to-Pad, H to Z		2.9		3.3		3.7		4.4	ns

Note:

1. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 10 pF loading.

A54SX32 Timing Characteristics

Table 1-20 • A54SX32 Timing Characteristics

(Worst-Case Commercial Conditions, V_{CCR} = 4.75 V, V_{CCA} , V_{CCI} = 3.0 V, T_J = 70°C)

		'-3' 9	5peed	'-2' Speed		'–1' Speed		'Std' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Prop	agation Delays ¹									
t _{PD}	Internal Array Module		0.6		0.7		0.8		0.9	ns
Predicted R	outing Delays ²									
t _{DC}	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t _{FC}	FO = 1 Routing Delay, Fast Connect		0.3		0.4		0.4		0.5	ns
t _{RD1}	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t _{RD2}	FO = 2 Routing Delay		0.7		0.8		0.9		1.0	ns
t _{RD3}	FO = 3 Routing Delay		1.0		1.2		1.4		1.6	ns
t _{RD4}	FO = 4 Routing Delay		1.4		1.6		1.8		2.1	ns
t _{RD8}	FO = 8 Routing Delay		2.7		3.1		3.5		4.1	ns
t _{RD12}	FO = 12 Routing Delay		4.0		4.7		5.3		6.2	ns
R-Cell Timi	ng									
t _{RCO}	Sequential Clock-to-Q		0.8		1.1		1.3		1.4	ns
t _{CLR}	Asynchronous Clear-to-Q		0.5		0.6		0.7		0.8	ns
t _{PRESET}	Asynchronous Preset-to-Q		0.7		0.8		0.9		1.0	ns
t _{SUD}	Flip-Flop Data Input Set-Up	0.5		0.6		0.7		0.8		ns
t _{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t _{WASYN}	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
Input Modu	le Propagation Delays									
t _{INYH}	Input Data Pad-to-Y HIGH		1.5		1.7		1.9		2.2	ns
t _{INYL}	Input Data Pad-to-Y LOW		1.5		1.7		1.9		2.2	ns
Predicted I	nput Routing Delays ²									
t _{IRD1}	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t _{IRD2}	FO = 2 Routing Delay		0.7		0.8		0.9		1.0	ns
t _{IRD3}	FO = 3 Routing Delay		1.0		1.2		1.4		1.6	ns
t _{IRD4}	FO = 4 Routing Delay		1.4		1.6		1.8		2.1	ns
t _{IRD8}	FO = 8 Routing Delay		2.7		3.1		3.5		4.1	ns
t _{IRD12}	FO = 12 Routing Delay		4.0		4.7		5.3		6.2	ns

Note:

1. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 35 pF loading, except t_{ENZL} and t_{ENZH} . For t_{ENZL} and t_{ENZH} the loading is 5 pF.

84-Pin	PLCC
Pin Number	A54SX08 Function
1	V _{CCR}
2	GND
3	V _{CCA}
4	PRA, I/O
5	Ι/O
6	I/O
7	V _{CCI}
8	Ι/O
9	I/O
10	I/O
11	TCK, I/O
12	TDI, I/O
13	I/O
14	I/O
15	I/O
16	TMS
17	I/O
18	I/O
19	I/O
20	I/O
21	I/O
22	I/O
23	I/O
24	I/O
25	I/O
26	I/O
27	GND
28	V _{CCI}
29	I/O
30	I/O
31	I/O
32	I/O
33	I/O
34	I/O
35	I/O

84-Pin PLCC					
Pin Number	A54SX08 Function				
36	I/O				
37	I/O				
38	I/O				
39	I/O				
40	PRB, I/O				
41	V _{CCA}				
42	GND				
43	V _{CCR}				
44	I/O				
45	HCLK				
46	I/O				
47	I/O				
48	I/O				
49	I/O				
50	I/O				
51	I/O				
52	TDO, I/O				
53	I/O				
54	I/O				
55	I/O				
56	I/O				
57	I/O				
58	I/O				
59	V _{CCA}				
60	V _{CCI}				
61	GND				
62	I/O				
63	I/O				
64	I/O				
65	I/O				
66	I/O				
67	I/O				
68	V _{CCA}				
69	GND				
70	I/O				

84-Pi	n PLCC
Pin Number	A54SX08 Function
71	I/O
72	I/O
73	I/O
74	I/O
75	I/O
76	I/O
77	I/O
78	I/O
79	I/O
80	I/O
81	I/O
82	I/O
83	CLKA
84	CLKB

	144-Pi	n TQFP		144-Pin TQFP					
Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function	Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function		
1	GND	GND	GND	37	I/O	I/O	I/O		
2	TDI, I/O	TDI, I/O	TDI, I/O	38	I/O	I/O	I/O		
3	I/O	I/O	I/O	39	I/O	I/O	I/O		
4	I/O	I/O	I/O	40	I/O	I/O	I/O		
5	I/O	I/O	I/O	41	I/O	I/O	I/O		
6	I/O	I/O	I/O	42	I/O	I/O	I/O		
7	I/O	I/O	I/O	43	I/O	I/O	I/O		
8	I/O	I/O	I/O	44	V _{CCI}	V _{CCI}	V _{CCI}		
9	TMS	TMS	TMS	45	I/O	I/O	I/O		
10	V _{CCI}	V _{CCI}	V _{CCI}	46	I/O	I/O	I/O		
11	GND	GND	GND	47	I/O	I/O	I/O		
12	I/O	I/O	I/O	48	I/O	I/O	I/O		
13	I/O	I/O	I/O	49	I/O	I/O	I/O		
14	I/O	I/O	I/O	50	I/O	I/O	I/O		
15	I/O	I/O	I/O	51	I/O	I/O	I/O		
16	I/O	I/O	I/O	52	I/O	I/O	I/O		
17	I/O	I/O	I/O	53	I/O	I/O	I/O		
18	I/O	I/O	I/O	54	PRB, I/O	PRB, I/O	PRB, I/O		
19	V _{CCR}	V _{CCR}	V _{CCR}	55	I/O	I/O	I/O		
20	V_{CCA}	V _{CCA}	V _{CCA}	56	V_{CCA}	V _{CCA}	V _{CCA}		
21	I/O	I/O	I/O	57	GND	GND	GND		
22	I/O	I/O	I/O	58	V _{CCR}	V _{CCR}	V _{CCR}		
23	I/O	I/O	I/O	59	I/O	I/O	I/O		
24	I/O	I/O	I/O	60	HCLK	HCLK	HCLK		
25	I/O	I/O	I/O	61	I/O	I/O	I/O		
26	I/O	I/O	I/O	62	I/O	I/O	I/O		
27	I/O	I/O	I/O	63	I/O	I/O	I/O		
28	GND	GND	GND	64	I/O	I/O	I/O		
29	V _{CCI}	V _{CCI}	V _{CCI}	65	I/O	I/O	I/O		
30	V_{CCA}	V _{CCA}	V _{CCA}	66	I/O	I/O	I/O		
31	I/O	I/O	I/O	67	I/O	I/O	I/O		
32	I/O	I/O	I/O	68	V _{CCI}	V _{CCI}	V _{CCI}		
33	I/O	I/O	I/O	69	I/O	I/O	I/O		
34	I/O	I/O	I/O	70	I/O	I/O	I/O		
35	I/O	I/O	I/O	71	TDO, I/O	TDO, I/O	TDO, I/O		
36	GND	GND	GND	72	I/O	I/O	I/O		



	176-Pi	n TQFP		176-Pin TQFP						
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function	Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function			
137	I/O	I/O	I/O	157	PRA, I/O	PRA, I/O	PRA, I/O			
138	I/O	I/O	I/O	158	I/O	I/O	I/O			
139	I/O	I/O	I/O	159	I/O	I/O	I/O			
140	V _{CCI}	V _{CCI}	V _{CCI}	160	I/O	I/O	I/O			
141	I/O	I/O	I/O	161	I/O	I/O	I/O			
142	I/O	I/O	I/O	162	I/O	I/O	I/O			
143	I/O	I/O	I/O	163	I/O	I/O	I/O			
144	I/O	I/O	I/O	164	I/O	I/O	I/O			
145	I/O	I/O	I/O	165	I/O	I/O	I/O			
146	I/O	I/O	I/O	166	I/O	I/O	I/O			
147	I/O	I/O	I/O	167	I/O	I/O	I/O			
148	I/O	I/O	I/O	168	NC	I/O	I/O			
149	I/O	I/O	I/O	169	V _{CCI}	V _{CCI}	V _{CCI}			
150	I/O	I/O	I/O	170	I/O	I/O	I/O			
151	I/O	I/O	I/O	171	NC	I/O	I/O			
152	CLKA	CLKA	CLKA	172	NC	I/O	I/O			
153	CLKB	CLKB	CLKB	173	NC	I/O	I/O			
154	V _{CCR}	V _{CCR}	V _{CCR}	174	I/O	I/O	I/O			
155	GND	GND	GND	175	I/O	I/O	I/O			
156	V _{CCA}	V _{CCA}	V _{CCA}	176	TCK, I/O	TCK, I/O	TCK, I/O			

313-Pin PBGA		313-Pin PBGA		313-Pin PBGA		313-Pin PBGA		
Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	
H20	I/O	L25	I/O	R5	I/O	V10	I/O	
H22	V _{CCI}	M2	I/O	R7	I/O	V12	I/O	
H24	I/O	M4	I/O	R9	I/O	V14	I/O	
J1	I/O	M6	I/O	R11	I/O	V16	NC	
J3	I/O	M8	I/O	R13	GND	V18	I/O	
J5	I/O	M10	I/O	R15	I/O	V20	I/O	
J7	NC	M12	GND	R17	I/O	V22	V _{CCA}	
J9	I/O	M14	GND	R19	I/O	V24	V _{CCI}	
J11	I/O	M16	V _{CCI}	R21	I/O	W1	I/O	
J13	CLKA	M18	I/O	R23	I/O	W3	I/O	
J15	I/O	M20	I/O	R25	I/O	W5	I/O	
J17	I/O	M22	I/O	T2	I/O	W7	NC	
J19	I/O	M24	I/O	T4	I/O	W9	I/O	
J21	GND	N1	I/O	Т6	I/O	W11	I/O	
J23	I/O	N3	V _{CCA}	Т8	I/O	W13	V _{CCI}	
J25	I/O	N5	V _{CCR}	T10	I/O	W15	I/O	
К2	I/O	N7	I/O	T12	I/O	W17	I/O	
K4	I/O	N9	V _{CCI}	T14	HCLK	W19	I/O	
K6	I/O	N11	GND	T16	I/O	W21	I/O	
K8	V _{CCI}	N13	GND	T18	I/O	W23	I/O	
K10	I/O	N15	GND	T20	I/O	W25	I/O	
K12	I/O	N17	I/O	T22	I/O	Y2	I/O	
K14	I/O	N19	I/O	T24	I/O	Y4	I/O	
K16	I/O	N21	I/O	U1	I/O	Y6	I/O	
K18	I/O	N23	V _{CCR}	U3	I/O	Y8	I/O	
K20	V _{CCA}	N25	V _{CCA}	U5	V _{CCI}	Y10	I/O	
K22	I/O	P2	I/O	U7	I/O	Y12	I/O	
K24	I/O	P4	I/O	U9	I/O	Y14	I/O	
L1	I/O	P6	I/O	U11	I/O	Y16	I/O	
L3	I/O	P8	I/O	U13	I/O	Y18	I/O	
L5	I/O	P10	I/O	U15	I/O	Y20	NC	
L7	I/O	P12	GND	U17	I/O	Y22	I/O	
L9	I/O	P14	GND	U19	I/O	Y24	NC	
L11	I/O	P16	I/O	U21	I/O	<u> </u>		
L13	GND	P18	I/O	U23	I/O			
L15	I/O	P20	NC	U25	I/O			
L17	I/O	P22	I/O	V2	V _{CCA}			
L19	I/O	P24	I/O	V4	I/O			
L21	I/O	R1	I/O	V6	I/O			
L23	I/O	R3	I/O	V8	I/O			

144-Pin FBGA		144-Pi	144-Pin FBGA		144-Pin FBGA		144-Pin FBGA		144-Pin FBGA	
Pin Number	A54SX08 Function	Pin Number	A54SX08 Function	Pin Number	A54SX08 Function	Pin Number	A54SX08 Function			
A1	I/O	D1	I/O	G1	I/O	K1	I/O			
A2	I/O	D2	V _{CCI}	G2	GND	K2	I/O			
A3	I/O	D3	TDI, I/O	G3	I/O	К3	I/O			
A4	I/O	D4	I/O	G4	I/O	К4	I/O			
A5	V _{CCA}	D5	I/O	G5	GND	K5	I/O			
A6	GND	D6	I/O	G6	GND	К6	I/O			
A7	CLKA	D7	I/O	G7	GND	К7	GND			
A8	I/O	D8	I/O	G8	V _{CCI}	K8	I/O			
A9	I/O	D9	I/O	G9	I/O	К9	I/O			
A10	I/O	D10	I/O	G10	I/O	K10	GND			
A11	I/O	D11	I/O	G11	I/O	K11	I/O			
A12	I/O	D12	I/O	G12	I/O	K12	I/O			
B1	I/O	E1	I/O	H1	I/O	L1	GND			
B2	GND	E2	I/O	H2	I/O	L2	I/O			
B3	I/O	E3	I/O	H3	I/O	L3	I/O			
B4	I/O	E4	I/O	H4	I/O	L4	I/O			
B5	I/O	E5	TMS	H5	V _{CCA}	L5	I/O			
B6	I/O	E6	V _{CCI}	H6	V _{CCA}	L6	I/O			
B7	CLKB	E7	V _{CCI}	H7	V _{CCI}	L7	HCLK			
B8	I/O	E8	V _{CCI}	H8	V _{CCI}	L8	I/O			
B9	I/O	E9	V _{CCA}	H9	V _{CCA}	L9	I/O			
B10	I/O	E10	I/O	H10	I/O	L10	I/O			
B11	GND	E11	GND	H11	I/O	L11	I/O			
B12	I/O	E12	I/O	H12	V _{CCR}	L12	I/O			
C1	I/O	F1	I/O	J1	I/O	M1	I/O			
C2	I/O	F2	I/O	J2	I/O	M2	I/O			
C3	TCK, I/O	F3	V _{CCR}	J3	I/O	M3	I/O			
C4	I/O	F4	I/O	J4	I/O	M4	I/O			
C5	I/O	F5	GND	J5	I/O	M5	I/O			
C6	PRA, I/O	F6	GND	J6	PRB, I/O	M6	I/O			
C7	I/O	F7	GND	J7	I/O	M7	V _{CCA}			
C8	I/O	F8	V _{CCI}	J8	I/O	M8	I/O			
С9	I/O	F9	1/0	J9	I/O	M9	I/O			
C10	I/O	F10	GND	J10	I/O	M10	I/O			
C11	I/O	F11	I/O	J11	I/O	M11	TDO, I/O			
C12	I/O	F12	I/O	J12	V _{CCA}	M12	I/O			