



Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 1452 |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | - |
| Number of I/O | 147 |
| Number of Gates | 24000 |
| Voltage - Supply | 3V ~ 3.6V, 4.75V ~ 5.25V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Package / Case | 176-LQFP |
| Supplier Device Package | 176-TQFP (24x24) |
| Purchase URL | https://www.e-xfl.com/product-detail/microsemi/a54sx16-2tq176 |

PCI Compliance for the SX Family

The SX family supports 3.3 V and 5.0 V PCI and is compliant with the PCI Local Bus Specification Rev. 2.1.

Table 1-6 • A54SX16P DC Specifications (5.0 V PCI Operation)

| Symbol | Parameter | Condition | Min. | Max. | Units |
|-------------|--|--|------|----------------|---------|
| V_{CCA} | Supply Voltage for Array | | 3.0 | 3.6 | V |
| V_{CCR} | Supply Voltage required for Internal Biasing | | 4.75 | 5.25 | V |
| V_{CCI} | Supply Voltage for I/Os | | 4.75 | 5.25 | V |
| V_{IH} | Input High Voltage ¹ | | 2.0 | $V_{CC} + 0.5$ | V |
| V_{IL} | Input Low Voltage ¹ | | -0.5 | 0.8 | V |
| I_{IH} | Input High Leakage Current | $V_{IN} = 2.7$ | | 70 | μA |
| I_{IL} | Input Low Leakage Current | $V_{IN} = 0.5$ | | -70 | μA |
| V_{OH} | Output High Voltage | $I_{OUT} = -2 \text{ mA}$ | 2.4 | | V |
| V_{OL} | Output Low Voltage ² | $I_{OUT} = 3 \text{ mA}, 6 \text{ mA}$ | | 0.55 | V |
| C_{IN} | Input Pin Capacitance ³ | | | 10 | pF |
| C_{CLK} | CLK Pin Capacitance | | 5 | 12 | pF |
| C_{IDSEL} | IDSEL Pin Capacitance ⁴ | | | 8 | pF |

Notes:

1. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.
2. Signals without pull-up resistors must have 3 mA low output current. Signals requiring pull-up must have 6 mA; the latter include, FRAME#, IRDY#, TRDY#, DEVSEL#, STOP#, SERR#, PERR#, LOCK#, and, when used, AD[63::32], C/BE[7::4]#, PAR64, REQ64#, and ACK64#.
3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).
4. Lower capacitance on this input-only pin allows for non-resistive coupling to AD[xx].

A54SX16P AC Specifications for (PCI Operation)

Table 1-7 • A54SX16P AC Specifications for (PCI Operation)

| Symbol | Parameter | Condition | Min. | Max. | Units |
|-------------------|------------------------|----------------------------------|-------------------------------|---------------------|-------|
| $I_{OH(AC)}$ | Switching Current High | $0 < V_{OUT} \leq 1.4^1$ | -44 | | mA |
| | | $1.4 \leq V_{OUT} < 2.4^1, 2$ | $-44 + (V_{OUT} - 1.4)/0.024$ | | mA |
| | | $3.1 < V_{OUT} < V_{CC}^{1, 3}$ | | EQ 1-1 on page 1-11 | |
| | (Test Point) | $V_{OUT} = 3.1^3$ | | -142 | mA |
| $I_{OL(AC)}$ | Switching Current High | $V_{OUT} \geq 2.2^1$ | 95 | | mA |
| | | $2.2 > V_{OUT} > 0.55^1$ | $V_{OUT}/0.023$ | | |
| | | $0.71 > V_{OUT} > 0^{1, 3}$ | | EQ 1-2 on page 1-11 | mA |
| | (Test Point) | $V_{OUT} = 0.71^3$ | | 206 | mA |
| I_{CL} | Low Clamp Current | $-5 < V_{IN} \leq -1$ | $-25 + (V_{IN} + 1)/0.015$ | | mA |
| slew _R | Output Rise Slew Rate | 0.4 V to 2.4 V load ⁴ | 1 | 5 | V/ns |
| slew _F | Output Fall Slew Rate | 2.4 V to 0.4 V load ⁴ | 1 | 5 | V/ns |

Notes:

1. Refer to the V/I curves in Figure 1-9 on page 1-11. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half-size output drivers may be used on these signals. This specification does not apply to CLK and RST#, which are system outputs. "Switching Current High" specifications are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD#, which are open drain outputs.
2. Note that this segment of the minimum current curve is drawn from the AC drive point directly to the DC drive point rather than toward the voltage rail (as is done in the pull-down curve). This difference is intended to allow for an optional N-channel pull-up.
3. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (A and B) are provided with the respective diagrams in Figure 1-9 on page 1-11. The equation defined maxima should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.
4. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per revision 2.0 of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is now required (the maximum is no longer simply a guideline). Since adherence to the maximum slew rate was not required prior to revision 2.1 of the specification, there may be components in the market for some time that have faster edge rates; therefore, motherboard designers must bear in mind that rise and fall times faster than this specification could occur, and should ensure that signal integrity modeling accounts for this. Rise slew rate does not apply to open drain outputs.




Figure 1-10 shows the 3.3 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the A54SX16P device.




Figure 1-10 • 3.3 V PCI Curve for A54SX16P Device

$$I_{OH} = (98.0V_{CC}) \times (V_{OUT} - V_{CC}) \times (V_{OUT} + 0.4V_{CC})$$

for $V_{CC} > V_{OUT} > 0.7 V_{CC}$

EQ 1-3

$$I_{OL} = (256V_{CC}) \times V_{OUT} \times (V_{CC} - V_{OUT})$$

for $0 V < V_{OUT} < 0.18 V_{CC}$

EQ 1-4

Table 1-13 shows capacitance values for various devices.

Table 1-13 • Capacitance Values for Devices

| | A54SX08 | A54SX16 | A54SX16P | A54SX32 |
|-----------------|----------------|----------------|-----------------|----------------|
| C_{EQM} (pF) | 4.0 | 4.0 | 4.0 | 4.0 |
| C_{EQI} (pF) | 3.4 | 3.4 | 3.4 | 3.4 |
| C_{EQO} (pF) | 4.7 | 4.7 | 4.7 | 4.7 |
| C_{EQCR} (pF) | 1.6 | 1.6 | 1.6 | 1.6 |
| C_{EQHV} | 0.615 | 0.615 | 0.615 | 0.615 |
| C_{EQHF} | 60 | 96 | 96 | 140 |
| r_1 (pF) | 87 | 138 | 138 | 171 |
| r_2 (pF) | 87 | 138 | 138 | 171 |

Table 1-14 • Power Consumption Guidelines

| Description | Power Consumption Guideline |
|---|------------------------------------|
| Logic Modules (m) | 20% of modules |
| Inputs Switching (n) | # inputs/4 |
| Outputs Switching (p) | # outputs/4 |
| First Routed Array Clock Loads (q_1) | 20% of register cells |
| Second Routed Array Clock Loads (q_2) | 20% of register cells |
| Load Capacitance (C_L) | 35 pF |
| Average Logic Module Switching Rate (f_m) | $f/10$ |
| Average Input Switching Rate (f_n) | $f/5$ |
| Average Output Switching Rate (f_p) | $f/10$ |
| Average First Routed Array Clock Rate (f_{q1}) | $f/2$ |
| Average Second Routed Array Clock Rate (f_{q2}) | $f/2$ |
| Average Dedicated Array Clock Rate (f_{s1}) | f |
| Dedicated Clock Array Clock Loads (s_1) | 20% of regular modules |

Follow the steps below to estimate power consumption. The values provided for the sample calculation below are for the shift register design above. This method for estimating power consumption is conservative and the actual power consumption of your design may be less than the estimated power consumption.

The total power dissipation for the SX family is the sum of the AC power dissipation and the DC power dissipation.

$$P_{\text{Total}} = P_{\text{AC}} \text{ (dynamic power)} + P_{\text{DC}} \text{ (static power)}$$

EQ 1-9

Guidelines for Calculating Power Consumption

The power consumption guidelines are meant to represent worst-case scenarios so that they can be generally used to predict the upper limits of power dissipation. These guidelines are shown in Table 1-14.

Sample Power Calculation

One of the designs used to characterize the SX family was a 528 bit serial-in, serial-out shift register. The design utilized 100 percent of the dedicated flip-flops of an A54SX16P device. A pattern of 0101... was clocked into the device at frequencies ranging from 1 MHz to 200 MHz. Shifting in a series of 0101... caused 50 percent of the flip-flops to toggle from low to high at every clock cycle.

AC Power Dissipation


$$P_{\text{AC}} = P_{\text{Module}} + P_{\text{RCLKA Net}} + P_{\text{RCLKB Net}} + P_{\text{HCLK Net}} + P_{\text{Output Buffer}} + P_{\text{Input Buffer}}$$

EQ 1-10

$$P_{\text{AC}} = V_{CCA}^2 \times [(m \times C_{EQM} \times f_m)_{\text{Module}} + (n \times C_{EQI} \times f_n)_{\text{Input Buffer}} + (p \times (C_{EQO} + C_L) \times f_p)_{\text{Output Buffer}} + (0.5 (q_1 \times C_{EQCR} \times f_{q1}) + (r_1 \times f_{q1}))_{\text{RCLKA}} + (0.5 (q_2 \times C_{EQCR} \times f_{q2}) + (r_2 \times f_{q2}))_{\text{RCLKB}} + (0.5 (s_1 \times C_{EQHV} \times f_{s1}) + (C_{EQHF} \times f_{s1}))_{\text{HCLK}}]$$

EQ 1-11

SX Timing Model



Note: Values shown for A54SX08-3, worst-case commercial conditions.

Figure 1-12 • SX Timing Model

Hardwired Clock

$$\begin{aligned}\text{External Setup} &= t_{INY} + t_{IRD1} + t_{SUD} - t_{HCKH} \\ &= 1.5 + 0.3 + 0.5 - 1.0 = 1.3 \text{ ns}\end{aligned}$$
EQ 1-15

Clock-to-Out (Pin-to-Pin)

$$\begin{aligned}&= t_{HCKH} + t_{RCO} + t_{RD1} + t_{DHL} \\ &= 1.0 + 0.8 + 0.3 + 1.6 = 3.7 \text{ ns}\end{aligned}$$
EQ 1-16

Routed Clock

$$\begin{aligned}\text{External Setup} &= t_{INY} + t_{IRD1} + t_{SUD} - t_{RCKH} \\ &= 1.5 + 0.3 + 0.5 - 1.5 = 0.8 \text{ ns}\end{aligned}$$
EQ 1-17

Clock-to-Out (Pin-to-Pin)

$$\begin{aligned}&= t_{RCKH} + t_{RCO} + t_{RD1} + t_{DHL} \\ &= 1.52 + 0.8 + 0.3 + 1.6 = 4.2 \text{ ns}\end{aligned}$$
EQ 1-18

Register Cell Timing Characteristics




Figure 1-17 • Flip-Flops

Timing Characteristics

Timing characteristics for SX devices fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all SX family members. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design is complete. Delay values may then be determined by using the DirectTime Analyzer utility or performing simulation with post-layout delays.

Critical Nets and Typical Nets

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most time-critical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to 6% of the nets in a design may be designated as critical, while 90% of the nets in a design are typical.

Long Tracks

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes five antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically up to 6 percent of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 8.4 ns delay. This additional delay is represented statistically in higher fanout ($FO = 24$) routing delays in the datasheet specifications section.

Timing Derating

SX devices are manufactured in a CMOS process. Therefore, device performance varies according to temperature, voltage, and process variations. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.

A54SX08 Timing Characteristics

Table 1-17 • A54SX08 Timing Characteristics
(Worst-Case Commercial Conditions, $V_{CCR} = 4.75$ V, $V_{CCA}, V_{CCI} = 3.0$ V, $T_J = 70^\circ\text{C}$)

| Parameter | Description | '-3' Speed | | '-2' Speed | | '-1' Speed | | 'Std' Speed | | Units |
|--|--------------------------------------|------------|------|------------|------|------------|------|-------------|------|--------------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| C-Cell Propagation Delays¹ | | | | | | | | | | |
| t_{PD} | Internal Array Module | 0.6 | | 0.7 | | 0.8 | | 0.9 | | ns |
| Predicted Routing Delays² | | | | | | | | | | |
| t_{RD1} | FO = 1 Routing Delay, Direct Connect | 0.1 | | 0.1 | | 0.1 | | 0.1 | | ns |
| t_{RD2} | FO = 1 Routing Delay, Fast Connect | 0.3 | | 0.4 | | 0.4 | | 0.5 | | ns |
| t_{RD3} | FO = 1 Routing Delay | 0.3 | | 0.4 | | 0.4 | | 0.5 | | ns |
| t_{RD4} | FO = 2 Routing Delay | 0.6 | | 0.7 | | 0.8 | | 0.9 | | ns |
| t_{RD8} | FO = 3 Routing Delay | 0.8 | | 0.9 | | 1.0 | | 1.2 | | ns |
| t_{RD12} | FO = 4 Routing Delay | 1.0 | | 1.2 | | 1.4 | | 1.6 | | ns |
| t_{RD16} | FO = 8 Routing Delay | 1.9 | | 2.2 | | 2.5 | | 2.9 | | ns |
| t_{RD32} | FO = 12 Routing Delay | 2.8 | | 3.2 | | 3.7 | | 4.3 | | ns |
| R-Cell Timing | | | | | | | | | | |
| t_{RCO} | Sequential Clock-to-Q | 0.8 | | 1.1 | | 1.2 | | 1.4 | | ns |
| t_{CLR} | Asynchronous Clear-to-Q | 0.5 | | 0.6 | | 0.7 | | 0.8 | | ns |
| t_{PRESET} | Asynchronous Preset-to-Q | 0.7 | | 0.8 | | 0.9 | | 1.0 | | ns |
| t_{SUD} | Flip-Flop Data Input Set-Up | 0.5 | | 0.5 | | 0.7 | | 0.8 | | ns |
| t_{HD} | Flip-Flop Data Input Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t_{WASYN} | Asynchronous Pulse Width | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| Input Module Propagation Delays | | | | | | | | | | |
| t_{INYH} | Input Data Pad-to-Y HIGH | 1.5 | | 1.7 | | 1.9 | | 2.2 | | ns |
| t_{INYL} | Input Data Pad-to-Y LOW | 1.5 | | 1.7 | | 1.9 | | 2.2 | | ns |
| Input Module Predicted Routing Delays² | | | | | | | | | | |
| t_{IRD1} | FO = 1 Routing Delay | 0.3 | | 0.4 | | 0.4 | | 0.5 | | ns |
| t_{IRD2} | FO = 2 Routing Delay | 0.6 | | 0.7 | | 0.8 | | 0.9 | | ns |
| t_{IRD3} | FO = 3 Routing Delay | 0.8 | | 0.9 | | 1.0 | | 1.2 | | ns |
| t_{IRD4} | FO = 4 Routing Delay | 1.0 | | 1.2 | | 1.4 | | 1.6 | | ns |
| t_{IRD8} | FO = 8 Routing Delay | 1.9 | | 2.2 | | 2.5 | | 2.9 | | ns |
| t_{IRD12} | FO = 12 Routing Delay | 2.8 | | 3.2 | | 3.7 | | 4.3 | | ns |

Note:

- For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

Table 1-17 • A54SX08 Timing Characteristics (Continued)
(Worst-Case Commercial Conditions, $V_{CCR} = 4.75$ V, $V_{CCA}, V_{CCI} = 3.0$ V, $T_J = 70^\circ\text{C}$)

| Parameter | Description | '-3' Speed | | '-2' Speed | | '-1' Speed | | 'Std' Speed | | Units |
|--|---|------------|------|------------|------|------------|------|-------------|------|--------------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Dedicated (Hardwired) Array Clock Network | | | | | | | | | | |
| t_{HCKH} | Input LOW to HIGH (pad to R-Cell input) | 1.0 | | 1.1 | | 1.3 | | 1.5 | | ns |
| t_{HCKL} | Input HIGH to LOW (pad to R-Cell input) | 1.0 | | 1.2 | | 1.4 | | 1.6 | | ns |
| t_{HPWH} | Minimum Pulse Width HIGH | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| t_{HPWL} | Minimum Pulse Width LOW | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| t_{HCKSW} | Maximum Skew | 0.1 | | 0.2 | | 0.2 | | 0.2 | | ns |
| t_{HP} | Minimum Period | 2.7 | | 3.1 | | 3.6 | | 4.2 | | ns |
| f_{HMAX} | Maximum Frequency | 350 | | 320 | | 280 | | 240 | | MHz |
| Routed Array Clock Networks | | | | | | | | | | |
| t_{RCKH} | Input LOW to HIGH (light load) (pad to R-Cell input) | 1.3 | | 1.5 | | 1.7 | | 2.0 | | ns |
| t_{RCKL} | Input HIGH to LOW (light load) (pad to R-Cell Input) | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| t_{RCKH} | Input LOW to HIGH (50% load) (pad to R-Cell input) | 1.4 | | 1.7 | | 1.9 | | 2.2 | | ns |
| t_{RCKL} | Input HIGH to LOW (50% load) (pad to R-Cell input) | 1.5 | | 1.7 | | 2.0 | | 2.3 | | ns |
| t_{RCKH} | Input LOW to HIGH (100% load) (pad to R-Cell input) | 1.5 | | 1.7 | | 1.9 | | 2.2 | | ns |
| t_{RCKL} | Input HIGH to LOW (100% load) (pad to R-Cell input) | 1.5 | | 1.8 | | 2.0 | | 2.3 | | ns |
| t_{RPWH} | Min. Pulse Width HIGH | 2.1 | | 2.4 | | 2.7 | | 3.2 | | ns |
| t_{RPWL} | Min. Pulse Width LOW | 2.1 | | 2.4 | | 2.7 | | 3.2 | | ns |
| t_{RCKSW} | Maximum Skew (light load) | 0.1 | | 0.2 | | 0.2 | | 0.2 | | ns |
| t_{RCKSW} | Maximum Skew (50% load) | 0.3 | | 0.3 | | 0.4 | | 0.4 | | ns |
| t_{RCKSW} | Maximum Skew (100% load) | 0.3 | | 0.3 | | 0.4 | | 0.4 | | ns |
| TTL Output Module Timing1 | | | | | | | | | | |
| t_{DLH} | Data-to-Pad LOW to HIGH | 1.6 | | 1.9 | | 2.1 | | 2.5 | | ns |
| t_{DHL} | Data-to-Pad HIGH to LOW | 1.6 | | 1.9 | | 2.1 | | 2.5 | | ns |
| t_{ENZL} | Enable-to-Pad, Z to L | 2.1 | | 2.4 | | 2.8 | | 3.2 | | ns |
| t_{ENZH} | Enable-to-Pad, Z to H | 2.3 | | 2.7 | | 3.1 | | 3.6 | | ns |
| t_{ENLZ} | Enable-to-Pad, L to Z | 1.4 | | 1.7 | | 1.9 | | 2.2 | | ns |

Note:

- For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

Table 1-18 • A54SX16 Timing Characteristics (Continued)
(Worst-Case Commercial Conditions, $V_{CCR} = 4.75$ V, $V_{CCA}, V_{CCI} = 3.0$ V, $T_J = 70^\circ\text{C}$)

| Parameter | Description | '-3' Speed | | '-2' Speed | | '-1' Speed | | 'Std' Speed | | Units |
|--|---|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|--------------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Dedicated (Hardwired) Array Clock Network | | | | | | | | | | |
| t_{HCKH} | Input LOW to HIGH (pad to R-Cell input) | 1.2 | | 1.4 | | 1.5 | | 1.8 | | ns |
| t_{HCKL} | Input HIGH to LOW (pad to R-Cell input) | 1.2 | | 1.4 | | 1.6 | | 1.9 | | ns |
| t_{HPWH} | Minimum Pulse Width HIGH | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| t_{HPWL} | Minimum Pulse Width LOW | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| t_{HCKSW} | Maximum Skew | | 0.2 | | 0.2 | | 0.3 | | 0.3 | ns |
| t_{HP} | Minimum Period | 2.7 | | 3.1 | | 3.6 | | 4.2 | | ns |
| f_{HMAX} | Maximum Frequency | | 350 | | 320 | | 280 | | 240 | MHz |
| Routed Array Clock Networks | | | | | | | | | | |
| t_{RCKH} | Input LOW to HIGH (light load) (pad to R-Cell input) | 1.6 | | 1.8 | | 2.1 | | 2.5 | | ns |
| t_{RCKL} | Input HIGH to LOW (light load) (pad to R-Cell input) | 1.8 | | 2.0 | | 2.3 | | 2.7 | | ns |
| t_{RCKH} | Input LOW to HIGH (50% load) (pad to R-Cell input) | 1.8 | | 2.1 | | 2.5 | | 2.8 | | ns |
| t_{RCKL} | Input HIGH to LOW (50% load) (pad to R-Cell input) | 2.0 | | 2.2 | | 2.5 | | 3.0 | | ns |
| t_{RCKH} | Input LOW to HIGH (100% load) (pad to R-Cell input) | 1.8 | | 2.1 | | 2.4 | | 2.8 | | ns |
| t_{RCKL} | Input HIGH to LOW (100% load) (pad to R-Cell input) | 2.0 | | 2.2 | | 2.5 | | 3.0 | | ns |
| t_{RPWH} | Min. Pulse Width HIGH | 2.1 | | 2.4 | | 2.7 | | 3.2 | | ns |
| t_{RPWL} | Min. Pulse Width LOW | 2.1 | | 2.4 | | 2.7 | | 3.2 | | ns |
| t_{RCKSW} | Maximum Skew (light load) | | 0.5 | | 0.5 | | 0.5 | | 0.7 | ns |
| t_{RCKSW} | Maximum Skew (50% load) | | 0.5 | | 0.6 | | 0.7 | | 0.8 | ns |
| t_{RCKSW} | Maximum Skew (100% load) | | 0.5 | | 0.6 | | 0.7 | | 0.8 | ns |
| TTL Output Module Timing³ | | | | | | | | | | |
| t_{DLH} | Data-to-Pad LOW to HIGH | 1.6 | | 1.9 | | 2.1 | | 2.5 | | ns |
| t_{DHL} | Data-to-Pad HIGH to LOW | 1.6 | | 1.9 | | 2.1 | | 2.5 | | ns |
| t_{ENZL} | Enable-to-Pad, Z to L | 2.1 | | 2.4 | | 2.8 | | 3.2 | | ns |
| t_{ENZH} | Enable-to-Pad, Z to H | 2.3 | | 2.7 | | 3.1 | | 3.6 | | ns |
| t_{ENLZ} | Enable-to-Pad, L to Z | 1.4 | | 1.7 | | 1.9 | | 2.2 | | ns |
| t_{ENHZ} | Enable-to-Pad, H to Z | 1.3 | | 1.5 | | 1.7 | | 2.0 | | ns |

Notes:

- For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- Delays based on 35 pF loading, except t_{ENLZ} and t_{ENZH} . For t_{ENLZ} and t_{ENZH} , the loading is 5 pF.

Table 1-19 • A54SX16P Timing Characteristics (Continued)
(Worst-Case Commercial Conditions, $V_{CCR} = 4.75$ V, $V_{CCA}, V_{CCI} = 3.0$ V, $T_J = 70^\circ\text{C}$)

| Parameter | Description | '-3' Speed | | '-2' Speed | | '-1' Speed | | 'Std' Speed | | Units |
|--|---|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|--------------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Dedicated (Hardwired) Array Clock Network | | | | | | | | | | |
| t_{HCKH} | Input LOW to HIGH (pad to R-Cell input) | 1.2 | | 1.4 | | 1.5 | | 1.8 | | ns |
| t_{HCKL} | Input HIGH to LOW (pad to R-Cell input) | 1.2 | | 1.4 | | 1.6 | | 1.9 | | ns |
| t_{HPWH} | Minimum Pulse Width HIGH | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| t_{HPWL} | Minimum Pulse Width LOW | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| t_{HCKSW} | Maximum Skew | | 0.2 | | 0.2 | | 0.3 | | 0.3 | ns |
| t_{HP} | Minimum Period | 2.7 | | 3.1 | | 3.6 | | 4.2 | | ns |
| f_{HMAX} | Maximum Frequency | | 350 | | 320 | | 280 | | 240 | MHz |
| Routed Array Clock Networks | | | | | | | | | | |
| t_{RCKH} | Input LOW to HIGH (light load) (pad to R-Cell input) | 1.6 | | 1.8 | | 2.1 | | 2.5 | | ns |
| t_{RCKL} | Input HIGH to LOW (Light Load) (pad to R-Cell input) | 1.8 | | 2.0 | | 2.3 | | 2.7 | | ns |
| t_{RCKH} | Input LOW to HIGH (50% load) (pad to R-Cell input) | 1.8 | | 2.1 | | 2.5 | | 2.8 | | ns |
| t_{RCKL} | Input HIGH to LOW (50% load) (pad to R-Cell input) | 2.0 | | 2.2 | | 2.5 | | 3.0 | | ns |
| t_{RCKH} | Input LOW to HIGH (100% load) (pad to R-Cell input) | 1.8 | | 2.1 | | 2.4 | | 2.8 | | ns |
| t_{RCKL} | Input HIGH to LOW (100% load) (pad to R-Cell input) | 2.0 | | 2.2 | | 2.5 | | 3.0 | | ns |
| t_{RPWH} | Min. Pulse Width HIGH | 2.1 | | 2.4 | | 2.7 | | 3.2 | | ns |
| t_{RPWL} | Min. Pulse Width LOW | 2.1 | | 2.4 | | 2.7 | | 3.2 | | ns |
| t_{RCKSW} | Maximum Skew (light load) | | 0.5 | | 0.5 | | 0.5 | | 0.7 | ns |
| t_{RCKSW} | Maximum Skew (50% load) | | 0.5 | | 0.6 | | 0.7 | | 0.8 | ns |
| t_{RCKSW} | Maximum Skew (100% load) | | 0.5 | | 0.6 | | 0.7 | | 0.8 | ns |
| TTL Output Module Timing | | | | | | | | | | |
| t_{DLH} | Data-to-Pad LOW to HIGH | 2.4 | | 2.8 | | 3.1 | | 3.7 | | ns |
| t_{DHL} | Data-to-Pad HIGH to LOW | 2.3 | | 2.9 | | 3.2 | | 3.8 | | ns |
| t_{ENZL} | Enable-to-Pad, Z to L | 3.0 | | 3.4 | | 3.9 | | 4.6 | | ns |
| t_{ENZH} | Enable-to-Pad, Z to H | 3.3 | | 3.8 | | 4.3 | | 5.0 | | ns |
| t_{ENLZ} | Enable-to-Pad, L to Z | 2.3 | | 2.7 | | 3.0 | | 3.5 | | ns |
| t_{ENHZ} | Enable-to-Pad, H to Z | 2.8 | | 3.2 | | 3.7 | | 4.3 | | ns |

Note:

- For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- Delays based on 10 pF loading.

Table 1-19 • A54SX16P Timing Characteristics (Continued)
(Worst-Case Commercial Conditions, $V_{CCR} = 4.75$ V, $V_{CCA}, V_{CCI} = 3.0$ V, $T_J = 70^\circ\text{C}$)

| Parameter | Description | '-3' Speed | | '-2' Speed | | '-1' Speed | | 'Std' Speed | | Units |
|---|-------------------------|------------|------|------------|------|------------|------|-------------|------|--------------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| TTL/PCI Output Module Timing | | | | | | | | | | |
| t_{DLH} | Data-to-Pad LOW to HIGH | 1.5 | | 1.7 | | 2.0 | | 2.3 | | ns |
| t_{DHL} | Data-to-Pad HIGH to LOW | | 1.9 | | 2.2 | | 2.4 | | 2.9 | ns |
| t_{ENZL} | Enable-to-Pad, Z to L | | 2.3 | | 2.6 | | 3.0 | | 3.5 | ns |
| t_{ENZH} | Enable-to-Pad, Z to H | | 1.5 | | 1.7 | | 1.9 | | 2.3 | ns |
| t_{ENLZ} | Enable-to-Pad, L to Z | | 2.7 | | 3.1 | | 3.5 | | 4.1 | ns |
| t_{ENHZ} | Enable-to-Pad, H to Z | | 2.9 | | 3.3 | | 3.7 | | 4.4 | ns |
| PCI Output Module Timing³ | | | | | | | | | | |
| t_{DLH} | Data-to-Pad LOW to HIGH | 1.8 | | 2.0 | | 2.3 | | 2.7 | | ns |
| t_{DHL} | Data-to-Pad HIGH to LOW | | 1.7 | | 2.0 | | 2.2 | | 2.6 | ns |
| t_{ENZL} | Enable-to-Pad, Z to L | | 0.8 | | 1.0 | | 1.1 | | 1.3 | ns |
| t_{ENZH} | Enable-to-Pad, Z to H | | 1.2 | | 1.2 | | 1.5 | | 1.8 | ns |
| t_{ENLZ} | Enable-to-Pad, L to Z | | 1.0 | | 1.1 | | 1.3 | | 1.5 | ns |
| t_{ENHZ} | Enable-to-Pad, H to Z | | 1.1 | | 1.3 | | 1.5 | | 1.7 | ns |
| TTL Output Module Timing | | | | | | | | | | |
| t_{DLH} | Data-to-Pad LOW to HIGH | 2.1 | | 2.5 | | 2.8 | | 3.3 | | ns |
| t_{DHL} | Data-to-Pad HIGH to LOW | | 2.0 | | 2.3 | | 2.6 | | 3.1 | ns |
| t_{ENZL} | Enable-to-Pad, Z to L | | 2.5 | | 2.9 | | 3.2 | | 3.8 | ns |
| t_{ENZH} | Enable-to-Pad, Z to H | | 3.0 | | 3.5 | | 3.9 | | 4.6 | ns |
| t_{ENLZ} | Enable-to-Pad, L to Z | | 2.3 | | 2.7 | | 3.1 | | 3.6 | ns |
| t_{ENHZ} | Enable-to-Pad, H to Z | | 2.9 | | 3.3 | | 3.7 | | 4.4 | ns |

Note:

- For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- Delays based on 10 pF loading.

Table 1-20 • A54SX32 Timing Characteristics (Continued)
(Worst-Case Commercial Conditions, $V_{CCR} = 4.75$ V, $V_{CCA}, V_{CCI} = 3.0$ V, $T_J = 70^\circ\text{C}$)

| Parameter | Description | '-3' Speed | | '-2' Speed | | '-1' Speed | | 'Std' Speed | | Units |
|--|---|------------|------|------------|------|------------|------|-------------|------|--------------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Dedicated (Hardwired) Array Clock Network | | | | | | | | | | |
| t_{HCKH} | Input LOW to HIGH (pad to R-Cell input) | | 1.9 | | 2.1 | | 2.4 | | 2.8 | ns |
| t_{HCKL} | Input HIGH to LOW (pad to R-Cell input) | | 1.9 | | 2.1 | | 2.4 | | 2.8 | ns |
| t_{HPWH} | Minimum Pulse Width HIGH | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| t_{HPWL} | Minimum Pulse Width LOW | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| t_{HCKSW} | Maximum Skew | | 0.3 | | 0.4 | | 0.4 | | 0.5 | ns |
| t_{HP} | Minimum Period | 2.7 | | 3.1 | | 3.6 | | 4.2 | | ns |
| f_{HMAX} | Maximum Frequency | | 350 | | 320 | | 280 | | 240 | MHz |
| Routed Array Clock Networks | | | | | | | | | | |
| t_{RCKH} | Input LOW to HIGH (light load) (pad to R-Cell input) | | 2.4 | | 2.7 | | 3.0 | | 3.5 | ns |
| t_{RCKL} | Input HIGH to LOW (light load) (pad to R-Cell input) | | 2.4 | | 2.7 | | 3.1 | | 3.6 | ns |
| t_{RCKH} | Input LOW to HIGH (50% load) (pad to R-Cell input) | | 2.7 | | 3.0 | | 3.5 | | 4.1 | ns |
| t_{RCKL} | Input HIGH to LOW (50% load) (pad to R-Cell input) | | 2.7 | | 3.1 | | 3.6 | | 4.2 | ns |
| t_{RCKH} | Input LOW to HIGH (100% load) (pad to R-Cell input) | | 2.7 | | 3.1 | | 3.5 | | 4.1 | ns |
| t_{RCKL} | Input HIGH to LOW (100% load) (pad to R-Cell input) | | 2.8 | | 3.2 | | 3.6 | | 4.3 | ns |
| t_{RPWH} | Min. Pulse Width HIGH | 2.1 | | 2.4 | | 2.7 | | 3.2 | | ns |
| t_{RPWL} | Min. Pulse Width LOW | 2.1 | | 2.4 | | 2.7 | | 3.2 | | ns |
| t_{RCKSW} | Maximum Skew (light load) | | 0.85 | | 0.98 | | 1.1 | | 1.3 | ns |
| t_{RCKSW} | Maximum Skew (50% load) | | 1.23 | | 1.4 | | 1.6 | | 1.9 | ns |
| t_{RCKSW} | Maximum Skew (100% load) | | 1.30 | | 1.5 | | 1.7 | | 2.0 | ns |
| TTL Output Module Timing³ | | | | | | | | | | |
| t_{DLH} | Data-to-Pad LOW to HIGH | | 1.6 | | 1.9 | | 2.1 | | 2.5 | ns |
| t_{DHL} | Data-to-Pad HIGH to LOW | | 1.6 | | 1.9 | | 2.1 | | 2.5 | ns |
| t_{ENZL} | Enable-to-Pad, Z to L | | 2.1 | | 2.4 | | 2.8 | | 3.2 | ns |
| t_{ENZH} | Enable-to-Pad, Z to H | | 2.3 | | 2.7 | | 3.1 | | 3.6 | ns |
| t_{ENLZ} | Enable-to-Pad, L to Z | | 1.4 | | 1.7 | | 1.9 | | 2.2 | ns |
| t_{ENHZ} | Enable-to-Pad, H to Z | | 1.3 | | 1.5 | | 1.7 | | 2.0 | ns |

Note:

- For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- Delays based on 35 pF loading, except t_{ENLZ} and t_{ENZH} . For t_{ENLZ} and t_{ENZH} the loading is 5 pF.

Pin Description

| | | | |
|---|--|------------------------|--|
| CLKA/B | Clock A and B | TCK | Test Clock |
| These pins are 3.3 V / 5.0 V PCI/TTL clock inputs for clock distribution networks. The clock input is buffered prior to clocking the R-cells. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating. (For A54SX72A, these clocks can be configured as bidirectional.) | | | Test clock input for diagnostic probe and device programming. In flexible mode, TCK becomes active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state. |
| GND | Ground | TDI | Test Data Input |
| LOW supply voltage. | | | Serial input for boundary scan testing and diagnostic probe. In flexible mode, TDI is active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state. |
| HCLK | Dedicated (hardwired) Array Clock | TDO | Test Data Output |
| This pin is the 3.3 V / 5.0 V PCI/TTL clock input for sequential modules. This input is directly wired to each R-cell and offers clock speeds independent of the number of R-cells being driven. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating. | | | Serial output for boundary scan testing. In flexible mode, TDO is active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state. |
| I/O | Input/Output | TMS | Test Mode Select |
| The I/O pin functions as an input, output, tristate, or bidirectional buffer. Based on certain configurations, input and output levels are compatible with standard TTL, LVTTL, 3.3 V PCI or 5.0 V PCI specifications. Unused I/O pins are automatically tristated by the Designer Series software. | | | The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO). In flexible mode when the TMS pin is set LOW, the TCK, TDI, and TDO pins are boundary scan pins (refer to Table 1-2 on page 1-6). Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the "logic reset" state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The "logic reset" state is reached 5 TCK cycles after the TMS pin is set HIGH. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications. |
| NC | No Connection | V_{CC1} | Supply Voltage |
| This pin is not connected to circuitry within the device. | | | Supply voltage for I/Os. See Table 1-1 on page 1-5. |
| PRA, I/O | Probe A | V_{CCA} | Supply Voltage |
| The Probe A pin is used to output data from any user-defined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe B pin to allow real-time diagnostic output of any signal path within the device. The Probe A pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. | | | Supply voltage for Array. See Table 1-1 on page 1-5. |
| PRB, I/O | Probe B | V_{CCR} | Supply Voltage |
| The Probe B pin is used to output data from any node within the device. This diagnostic pin can be used in conjunction with the Probe A pin to allow real-time diagnostic output of any signal path within the device. The Probe B pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. | | | Supply voltage for input tolerance (required for internal biasing). See Table 1-1 on page 1-5. |

| 84-Pin PLCC | |
|--------------------|-------------------------|
| Pin Number | A54SX08 Function |
| 1 | V _{CCR} |
| 2 | GND |
| 3 | V _{CCA} |
| 4 | PRA, I/O |
| 5 | I/O |
| 6 | I/O |
| 7 | V _{CCI} |
| 8 | I/O |
| 9 | I/O |
| 10 | I/O |
| 11 | TCK, I/O |
| 12 | TDI, I/O |
| 13 | I/O |
| 14 | I/O |
| 15 | I/O |
| 16 | TMS |
| 17 | I/O |
| 18 | I/O |
| 19 | I/O |
| 20 | I/O |
| 21 | I/O |
| 22 | I/O |
| 23 | I/O |
| 24 | I/O |
| 25 | I/O |
| 26 | I/O |
| 27 | GND |
| 28 | V _{CCI} |
| 29 | I/O |
| 30 | I/O |
| 31 | I/O |
| 32 | I/O |
| 33 | I/O |
| 34 | I/O |
| 35 | I/O |

| 84-Pin PLCC | |
|--------------------|-------------------------|
| Pin Number | A54SX08 Function |
| 36 | I/O |
| 37 | I/O |
| 38 | I/O |
| 39 | I/O |
| 40 | PRB, I/O |
| 41 | V _{CCA} |
| 42 | GND |
| 43 | V _{CCR} |
| 44 | I/O |
| 45 | HCLK |
| 46 | I/O |
| 47 | I/O |
| 48 | I/O |
| 49 | I/O |
| 50 | I/O |
| 51 | I/O |
| 52 | TDO, I/O |
| 53 | I/O |
| 54 | I/O |
| 55 | I/O |
| 56 | I/O |
| 57 | I/O |
| 58 | I/O |
| 59 | V _{CCA} |
| 60 | V _{CCI} |
| 61 | GND |
| 62 | I/O |
| 63 | I/O |
| 64 | I/O |
| 65 | I/O |
| 66 | I/O |
| 67 | I/O |
| 68 | V _{CCA} |
| 69 | GND |
| 70 | I/O |

| 84-Pin PLCC | |
|--------------------|-------------------------|
| Pin Number | A54SX08 Function |
| 71 | I/O |
| 72 | I/O |
| 73 | I/O |
| 74 | I/O |
| 75 | I/O |
| 76 | I/O |
| 77 | I/O |
| 78 | I/O |
| 79 | I/O |
| 80 | I/O |
| 81 | I/O |
| 82 | I/O |
| 83 | CLKA |
| 84 | CLKB |

208-Pin PQFP




Figure 2-2 • 208-Pin PQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

| 144-Pin TQFP | | | |
|---------------------|-------------------------|--------------------------|-------------------------|
| Pin Number | A54SX08 Function | A54SX16P Function | A54SX32 Function |
| 1 | GND | GND | GND |
| 2 | TDI, I/O | TDI, I/O | TDI, I/O |
| 3 | I/O | I/O | I/O |
| 4 | I/O | I/O | I/O |
| 5 | I/O | I/O | I/O |
| 6 | I/O | I/O | I/O |
| 7 | I/O | I/O | I/O |
| 8 | I/O | I/O | I/O |
| 9 | TMS | TMS | TMS |
| 10 | V _{CCI} | V _{CCI} | V _{CCI} |
| 11 | GND | GND | GND |
| 12 | I/O | I/O | I/O |
| 13 | I/O | I/O | I/O |
| 14 | I/O | I/O | I/O |
| 15 | I/O | I/O | I/O |
| 16 | I/O | I/O | I/O |
| 17 | I/O | I/O | I/O |
| 18 | I/O | I/O | I/O |
| 19 | V _{CCR} | V _{CCR} | V _{CCR} |
| 20 | V _{CCA} | V _{CCA} | V _{CCA} |
| 21 | I/O | I/O | I/O |
| 22 | I/O | I/O | I/O |
| 23 | I/O | I/O | I/O |
| 24 | I/O | I/O | I/O |
| 25 | I/O | I/O | I/O |
| 26 | I/O | I/O | I/O |
| 27 | I/O | I/O | I/O |
| 28 | GND | GND | GND |
| 29 | V _{CCI} | V _{CCI} | V _{CCI} |
| 30 | V _{CCA} | V _{CCA} | V _{CCA} |
| 31 | I/O | I/O | I/O |
| 32 | I/O | I/O | I/O |
| 33 | I/O | I/O | I/O |
| 34 | I/O | I/O | I/O |
| 35 | I/O | I/O | I/O |
| 36 | GND | GND | GND |

| 144-Pin TQFP | | | |
|---------------------|-------------------------|--------------------------|-------------------------|
| Pin Number | A54SX08 Function | A54SX16P Function | A54SX32 Function |
| 37 | I/O | I/O | I/O |
| 38 | I/O | I/O | I/O |
| 39 | I/O | I/O | I/O |
| 40 | I/O | I/O | I/O |
| 41 | I/O | I/O | I/O |
| 42 | I/O | I/O | I/O |
| 43 | I/O | I/O | I/O |
| 44 | V _{CCI} | V _{CCI} | V _{CCI} |
| 45 | I/O | I/O | I/O |
| 46 | I/O | I/O | I/O |
| 47 | I/O | I/O | I/O |
| 48 | I/O | I/O | I/O |
| 49 | I/O | I/O | I/O |
| 50 | I/O | I/O | I/O |
| 51 | I/O | I/O | I/O |
| 52 | I/O | I/O | I/O |
| 53 | I/O | I/O | I/O |
| 54 | PRB, I/O | PRB, I/O | PRB, I/O |
| 55 | I/O | I/O | I/O |
| 56 | V _{CCA} | V _{CCA} | V _{CCA} |
| 57 | GND | GND | GND |
| 58 | V _{CCR} | V _{CCR} | V _{CCR} |
| 59 | I/O | I/O | I/O |
| 60 | HCLK | HCLK | HCLK |
| 61 | I/O | I/O | I/O |
| 62 | I/O | I/O | I/O |
| 63 | I/O | I/O | I/O |
| 64 | I/O | I/O | I/O |
| 65 | I/O | I/O | I/O |
| 66 | I/O | I/O | I/O |
| 67 | I/O | I/O | I/O |
| 68 | V _{CCI} | V _{CCI} | V _{CCI} |
| 69 | I/O | I/O | I/O |
| 70 | I/O | I/O | I/O |
| 71 | TDO, I/O | TDO, I/O | TDO, I/O |
| 72 | I/O | I/O | I/O |

| 176-Pin TQFP | | | |
|---------------------|-------------------------|-----------------------------------|-------------------------|
| Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function |
| 1 | GND | GND | GND |
| 2 | TDI, I/O | TDI, I/O | TDI, I/O |
| 3 | NC | I/O | I/O |
| 4 | I/O | I/O | I/O |
| 5 | I/O | I/O | I/O |
| 6 | I/O | I/O | I/O |
| 7 | I/O | I/O | I/O |
| 8 | I/O | I/O | I/O |
| 9 | I/O | I/O | I/O |
| 10 | TMS | TMS | TMS |
| 11 | V _{CCI} | V _{CCI} | V _{CCI} |
| 12 | NC | I/O | I/O |
| 13 | I/O | I/O | I/O |
| 14 | I/O | I/O | I/O |
| 15 | I/O | I/O | I/O |
| 16 | I/O | I/O | I/O |
| 17 | I/O | I/O | I/O |
| 18 | I/O | I/O | I/O |
| 19 | I/O | I/O | I/O |
| 20 | I/O | I/O | I/O |
| 21 | GND | GND | GND |
| 22 | V _{CCA} | V _{CCA} | V _{CCA} |
| 23 | GND | GND | GND |
| 24 | I/O | I/O | I/O |
| 25 | I/O | I/O | I/O |
| 26 | I/O | I/O | I/O |
| 27 | I/O | I/O | I/O |
| 28 | I/O | I/O | I/O |
| 29 | I/O | I/O | I/O |
| 30 | I/O | I/O | I/O |
| 31 | I/O | I/O | I/O |
| 32 | V _{CCI} | V _{CCI} | V _{CCI} |
| 33 | V _{CCA} | V _{CCA} | V _{CCA} |
| 34 | I/O | I/O | I/O |

| 176-Pin TQFP | | | |
|---------------------|-------------------------|-----------------------------------|-------------------------|
| Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function |
| 35 | I/O | I/O | I/O |
| 36 | I/O | I/O | I/O |
| 37 | I/O | I/O | I/O |
| 38 | I/O | I/O | I/O |
| 39 | I/O | I/O | I/O |
| 40 | NC | I/O | I/O |
| 41 | I/O | I/O | I/O |
| 42 | NC | I/O | I/O |
| 43 | I/O | I/O | I/O |
| 44 | GND | GND | GND |
| 45 | I/O | I/O | I/O |
| 46 | I/O | I/O | I/O |
| 47 | I/O | I/O | I/O |
| 48 | I/O | I/O | I/O |
| 49 | I/O | I/O | I/O |
| 50 | I/O | I/O | I/O |
| 51 | I/O | I/O | I/O |
| 52 | V _{CCI} | V _{CCI} | V _{CCI} |
| 53 | I/O | I/O | I/O |
| 54 | NC | I/O | I/O |
| 55 | I/O | I/O | I/O |
| 56 | I/O | I/O | I/O |
| 57 | NC | I/O | I/O |
| 58 | I/O | I/O | I/O |
| 59 | I/O | I/O | I/O |
| 60 | I/O | I/O | I/O |
| 61 | I/O | I/O | I/O |
| 62 | I/O | I/O | I/O |
| 63 | I/O | I/O | I/O |
| 64 | PRB, I/O | PRB, I/O | PRB, I/O |
| 65 | GND | GND | GND |
| 66 | V _{CCA} | V _{CCA} | V _{CCA} |
| 67 | V _{CCR} | V _{CCR} | V _{CCR} |
| 68 | I/O | I/O | I/O |

| 176-Pin TQFP | | | |
|---------------------|-------------------------|-----------------------------------|-------------------------|
| Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function |
| 69 | HCLK | HCLK | HCLK |
| 70 | I/O | I/O | I/O |
| 71 | I/O | I/O | I/O |
| 72 | I/O | I/O | I/O |
| 73 | I/O | I/O | I/O |
| 74 | I/O | I/O | I/O |
| 75 | I/O | I/O | I/O |
| 76 | I/O | I/O | I/O |
| 77 | I/O | I/O | I/O |
| 78 | I/O | I/O | I/O |
| 79 | NC | I/O | I/O |
| 80 | I/O | I/O | I/O |
| 81 | NC | I/O | I/O |
| 82 | V _{CC1} | V _{CC1} | V _{CC1} |
| 83 | I/O | I/O | I/O |
| 84 | I/O | I/O | I/O |
| 85 | I/O | I/O | I/O |
| 86 | I/O | I/O | I/O |
| 87 | TDO, I/O | TDO, I/O | TDO, I/O |
| 88 | I/O | I/O | I/O |
| 89 | GND | GND | GND |
| 90 | NC | I/O | I/O |
| 91 | NC | I/O | I/O |
| 92 | I/O | I/O | I/O |
| 93 | I/O | I/O | I/O |
| 94 | I/O | I/O | I/O |
| 95 | I/O | I/O | I/O |
| 96 | I/O | I/O | I/O |
| 97 | I/O | I/O | I/O |
| 98 | V _{CCA} | V _{CCA} | V _{CCA} |
| 99 | V _{CC1} | V _{CC1} | V _{CC1} |
| 100 | I/O | I/O | I/O |
| 101 | I/O | I/O | I/O |
| 102 | I/O | I/O | I/O |

| 176-Pin TQFP | | | |
|---------------------|-------------------------|-----------------------------------|-------------------------|
| Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function |
| 103 | I/O | I/O | I/O |
| 104 | I/O | I/O | I/O |
| 105 | I/O | I/O | I/O |
| 106 | I/O | I/O | I/O |
| 107 | I/O | I/O | I/O |
| 108 | GND | GND | GND |
| 109 | V _{CCA} | V _{CCA} | V _{CCA} |
| 110 | GND | GND | GND |
| 111 | I/O | I/O | I/O |
| 112 | I/O | I/O | I/O |
| 113 | I/O | I/O | I/O |
| 114 | I/O | I/O | I/O |
| 115 | I/O | I/O | I/O |
| 116 | I/O | I/O | I/O |
| 117 | I/O | I/O | I/O |
| 118 | NC | I/O | I/O |
| 119 | I/O | I/O | I/O |
| 120 | NC | I/O | I/O |
| 121 | NC | I/O | I/O |
| 122 | V _{CCA} | V _{CCA} | V _{CCA} |
| 123 | GND | GND | GND |
| 124 | V _{CC1} | V _{CC1} | V _{CC1} |
| 125 | I/O | I/O | I/O |
| 126 | I/O | I/O | I/O |
| 127 | I/O | I/O | I/O |
| 128 | I/O | I/O | I/O |
| 129 | I/O | I/O | I/O |
| 130 | I/O | I/O | I/O |
| 131 | NC | I/O | I/O |
| 132 | NC | I/O | I/O |
| 133 | GND | GND | GND |
| 134 | I/O | I/O | I/O |
| 135 | I/O | I/O | I/O |
| 136 | I/O | I/O | I/O |

313-Pin PBGA




Figure 2-6 • 313-Pin PBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

329-Pin PBGA




Figure 2-7 • 329-Pin PBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at <http://www.actel.com/products/rescenter/package/index.html>.