

Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.


#### Details

Detuns	
Product Status	Active
Number of LABs/CLBs	1452
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	147
Number of Gates	24000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	176-LQFP
Supplier Device Package	176-TQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a54sx16-2tqg176i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Ordering Information**



## **Plastic Device Resources**

	User I/Os (including clock buffers)											
Device	PLCC 84-Pin	VQFP 100-Pin	PQFP 208-Pin	TQFP 144-Pin	TQFP 176-Pin	PBGA 313-Pin	PBGA 329-Pin	FBGA 144-Pin				
A54SX08	69	81	130	113	128	-	-	111				
A54SX16	-	81	175	-	147	-	-	-				
A54SX16P	-	81	175	113	147	-	-	-				
A54SX32	_	_	174	113	147	249	249	-				

Note: Package Definitions (Consult your local Actel sales representative for product availability):

PLCC = Plastic Leaded Chip Carrier

PQFP = Plastic Quad Flat Pack

TQFP = Thin Quad Flat Pack

VQFP = Very Thin Quad Flat Pack

PBGA = Plastic Ball Grid Array

FBGA = Fine Pitch (1.0 mm) Ball Grid Array



# **Table of Contents**

### SX Family FPGAs

General Description 1-1
SX Family Architecture 1-1
Programming 1-7
3.3 V / 5 V Operating Conditions 1-7
PCI Compliance for the SX Family 1-9
A54SX16P AC Specifications for (PCI Operation) 1-10
A54SX16P DC Specifications (3.3 V PCI Operation) 1-12
A54SX16P AC Specifications (3.3 V PCI Operation) 1-13
Power-Up Sequencing 1-15
Power-Down Sequencing 1-15
Evaluating Power in SX Devices 1-16
SX Timing Model 1-21
Timing Characteristics 1-23

### Package Pin Assignments

84-Pin PLCC	 	• •	• •	•	 	 •	 	•	 • •	 • •	•	 • •	••	 • •	•	 • •	 •	 • •	•	 		2-1
208-Pin PQFP																						
144-Pin TQFP	 		• •		 		 		 	 		 		 		 		 	•	 		2-7
176-Pin TQFP																						
100-Pin VQFP	 			•	 	 •	 	•	 	 	•	 • •	• •	 		 	 •	 	•	 	2	2-14
313-Pin PBGA	 				 		 	•	 	 		 		 		 		 	•	 	2	2-16
329-Pin PBGA	 			•	 	 •	 	•	 	 	•	 • •	• •	 		 	 •	 	•	 	2	2-19
144-Pin FBGA	 				 		 		 	 		 		 		 		 	•	 	2	2-23

## **Datasheet Information**

List of Changes	3-1
Datasheet Categories	3-1
International Traffic in Arms Regulations (ITAR) and Export Administration	
Regulations (EAR)	3-1



DirectConnect is a horizontal routing resource that provides connections from a C-cell to its neighboring Rcell in a given SuperCluster. DirectConnect uses a hardwired signal path requiring no programmable interconnection to achieve its fast signal propagation time of less than 0.1 ns.

FastConnect enables horizontal routing between any two logic modules within a given SuperCluster and vertical routing with the SuperCluster immediately below it. Only one programmable connection is used in a FastConnect path, delivering maximum pin-to-pin propagation of 0.4 ns.

In addition to DirectConnect and FastConnect, the architecture makes use of two globally oriented routing resources known as segmented routing and high-drive routing. The Actel segmented routing structure provides a variety of track lengths for extremely fast routing between SuperClusters. The exact combination of track lengths and antifuses within each path is chosen by the 100 percent automatic place-and-route software to minimize signal propagation delays.

The Actel high-drive routing structure provides three clock networks. The first clock, called HCLK, is hardwired from the HCLK buffer to the clock select multiplexer (MUX) in each R-cell. This provides a fast propagation path for the clock signal, enabling the 3.7 ns clock-to-out (pin-to-pin) performance of the SX devices. The hardwired clock is tuned to provide clock skew as low as 0.25 ns. The remaining two clocks (CLKA, CLKB) are global clocks that can be sourced from external pins or from internal logic signals within the SX device.

## **Other Architectural Features**

#### Technology

The Actel SX family is implemented on a high-voltage twin-well CMOS process using 0.35  $\mu$  design rules. The metal-to-metal antifuse is made up of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ("on" state) resistance of 25  $\Omega$  with a capacitance of 1.0 fF for low signal impedance.

#### Performance

The combination of architectural features described above enables SX devices to operate with internal clock frequencies exceeding 300 MHz, enabling very fast execution of even complex logic functions. Thus, the SX family is an optimal platform upon which to integrate the functionality previously contained in multiple CPLDs. In addition, designs that previously would have required a gate array to meet performance goals can now be integrated into an SX device with dramatic improvements in cost and time to market. Using timingdriven place-and-route tools, designers can achieve highly deterministic device performance. With SX devices, designers do not need to use complicated performance-enhancing design techniques such as the use of redundant logic to reduce fanout on critical nets or the instantiation of macros in HDL code to achieve high performance.

#### I/O Modules

Each I/O on an SX device can be configured as an input, an output, a tristate output, or a bidirectional pin.

Even without the inclusion of dedicated I/O registers, these I/Os, in combination with array registers, can achieve clock-to-out (pad-to-pad) timing as fast as 3.7 ns. I/O cells that have embedded latches and flip-flops require instantiation in HDL code; this is a design complication not encountered in SX FPGAs. Fast pin-to-pin timing ensures that the device will have little trouble interfacing with any other device in the system, which in turn enables parallel design of system components and reduces overall design time.

#### **Power Requirements**

The SX family supports 3.3 V operation and is designed to tolerate 5.0 V inputs. (Table 1-1). Power consumption is extremely low due to the very short distances signals are required to travel to complete a circuit. Power requirements are further reduced because of the small number of low-resistance antifuses in the path. The antifuse architecture does not require active circuitry to hold a charge (as do SRAM or EPROM), making it the lowest power architecture on the market.

Dentes		V	V		Maniana Outrat Daire
Device	V <sub>CCA</sub>	V <sub>CCI</sub>	V <sub>CCR</sub>	Maximum Input Tolerance	Maximum Output Drive
A54SX08 A54SX16 A54SX32	3.3 V	3.3 V	5.0 V	5.0 V	3.3 V
A54SX16-P*	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
	3.3 V	3.3 V	5.0 V	5.0 V	3.3 V
	3.3 V	5.0 V	5.0 V	5.0 V	5.0 V

**Note:** \*A54SX16-P has three different entries because it is capable of both a 3.3 V and a 5.0 V drive.

#### SX Family FPGAs

#### Table 1-4 • Recommended Operating Conditions

Parameter	Commercial	Industrial	Military	Units
Temperature Range*	0 to + 70	-40 to + 85	–55 to +125	°C
3.3 V Power Supply Tolerance	±10	±10	±10	%V <sub>CC</sub>
5.0 V Power Supply Tolerance	±5	±10	±10	%V <sub>CC</sub>

**Note:** \*Ambient temperature  $(T_A)$  is used for commercial and industrial; case temperature  $(T_C)$  is used for military.

#### Table 1-5Electrical Specifications

		Comme	ercial	Indus	trial	
Symbol	Parameter	Min.	Max.	Min.	Max.	Units
V <sub>OH</sub>	$(I_{OH} = -20 \ \mu\text{A}) \ (CMOS)$ $(I_{OH} = -8 \ \text{mA}) \ (TTL)$	(V <sub>CCI</sub> – 0.1) 2.4	V <sub>CCI</sub> V <sub>CCI</sub>	(V <sub>CCI</sub> – 0.1)	V <sub>CCI</sub>	V
	$(I_{OH} = -6 \text{ mA}) \text{ (TTL)}$			2.4	V <sub>CCI</sub>	
V <sub>OL</sub>	(I <sub>OL</sub> = 20 μA) (CMOS)		0.10			V
	$(I_{OL} = 12 \text{ mA}) \text{ (TTL)}$		0.50			
	$(I_{OL} = 8 \text{ mA}) \text{ (TTL)}$				0.50	
V <sub>IL</sub>			0.8		0.8	V
V <sub>IH</sub>		2.0		2.0		V
t <sub>R</sub> , t <sub>F</sub>	Input Transition Time t <sub>R</sub> , t <sub>F</sub>		50		50	ns
C <sub>IO</sub>	C <sub>IO</sub> I/O Capacitance		10		10	pF
I <sub>CC</sub>	Standby Current, I <sub>CC</sub>		4.0		4.0	mA
I <sub>CC(D)</sub>	I <sub>CC(D)</sub> I <sub>Dynamic</sub> V <sub>CC</sub> Supply Current	See "	'Evaluating F	ower in SX Device	es" on page 1	-16.

## PCI Compliance for the SX Family

The SX family supports 3.3 V and 5.0 V PCI and is compliant with the PCI Local Bus Specification Rev. 2.1.

Table 1-6 •	A54SX16P DC Specifications (5.0 V PCI Operation)	
-------------	--	--

Symbol	Parameter	Condition	Min.	Max.	Units
V <sub>CCA</sub>	Supply Voltage for Array		3.0	3.6	V
V <sub>CCR</sub>	Supply Voltage required for Internal Biasing		4.75	5.25	V
V <sub>CCI</sub>	Supply Voltage for I/Os		4.75	5.25	V
V <sub>IH</sub>	Input High Voltage <sup>1</sup>		2.0	$V_{CC} + 0.5$	V
V <sub>IL</sub>	Input Low Voltage <sup>1</sup>		-0.5	0.8	V
I <sub>IH</sub>	Input High Leakage Current	V <sub>IN</sub> = 2.7		70	μA
IIL	Input Low Leakage Current	V <sub>IN</sub> = 0.5		-70	μA
V <sub>OH</sub>	Output High Voltage	I <sub>OUT</sub> = -2 mA	2.4		V
V <sub>OL</sub>	Output Low Voltage <sup>2</sup>	I <sub>OUT</sub> = 3 mA, 6 mA		0.55	V
C <sub>IN</sub>	Input Pin Capacitance <sup>3</sup>			10	pF
C <sub>CLK</sub>	CLK Pin Capacitance		5	12	pF
C <sub>IDSEL</sub>	IDSEL Pin Capacitance <sup>4</sup>			8	pF

Notes:

1. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.


2. Signals without pull-up resistors must have 3 mA low output current. Signals requiring pull-up must have 6 mA; the latter include, FRAME#, IRDY#, TRDY#, DEVSEL#, STOP#, SERR#, PERR#, LOCK#, and, when used, AD[63::32], C/BE[7::4]#, PAR64, REQ64#, and ACK64#.

3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).

4. Lower capacitance on this input-only pin allows for non-resistive coupling to AD[xx].



Figure 1-9 shows the 5.0 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the A54SX16P device.



### Figure 1-9 • 5.0 V PCI Curve for A54SX16P Device

 $I_{OH} = 11.9 \times (V_{OUT} - 5.25) \times (V_{OUT} + 2.45)$ for V<sub>CC</sub> > V<sub>OUT</sub> > 3.1 V  $I_{OL} = 78.5 \times V_{OUT} \times (4.4 - V_{OUT})$  for 0 V < V\_{OUT} < 0.71 V

EQ 1-1

EQ 1-2

Figure 1-11 shows the characterized power dissipation numbers for the shift register design using frequencies ranging from 1 MHz to 200 MHz.




Figure 1-11 • Power Dissipation

## Junction Temperature (T<sub>J</sub>)

The temperature that you select in Designer Series software is the junction temperature, not ambient temperature. This is an important distinction because the heat generated from dynamic power consumption is usually hotter than the ambient temperature. Use the equation below to calculate junction temperature.

Junction Temperature = 
$$\Delta T + T_a$$

Where:

 $T_a = Ambient Temperature$ 

 $\Delta T$  = Temperature gradient between junction (silicon) and ambient

 $\Delta T = \theta_{ja} \times P$ 

- P = Power calculated from Estimating Power Consumption section
- $\theta_{ja}$  = Junction to ambient of package.  $\theta_{ja}$  numbers are located in the "Package Thermal Characteristics" section.

#### **Package Thermal Characteristics**

The device junction to case thermal characteristic is  $\theta_{jc}$ , and the junction to ambient air characteristic is  $\theta_{ja}$ . The thermal characteristics for  $\theta_{ja}$  are shown with two different air flow rates.

The maximum junction temperature is 150 °C.

A sample calculation of the absolute maximum power dissipation allowed for a TQFP 176-pin package at commercial temperature and still air is as follows:


Maximum Power Allowed = 
$$\frac{\text{Max. junction temp. (°C)} - \text{Max. ambient temp. (°C)}}{\theta_{ja}} = \frac{150^{\circ}\text{C} - 70^{\circ}\text{C}}{28^{\circ}\text{C/W}} = 2.86 \text{ W}$$


EQ 1-13

EQ 1-14



## **SX Timing Model**





### Figure 1-12 • SX Timing Model

#### **Hardwired Clock**

External Setup =  $t_{INY} + t_{IRD1} + t_{SUD} - t_{HCKH}$ = 1.5 + 0.3 + 0.5 - 1.0 = 1.3 ns

Clock-to-Out (Pin-to-Pin)

$$= t_{HCKH} + t_{RCO} + t_{RD1} + t_{DHL}$$
  
= 1.0 + 0.8 + 0.3 + 1.6 = 3.7 r

EQ 1-16

#### **Routed Clock**

	External Setup = $t_{INY} + t_{IRD1} + t_{SUD} - t_{RCKH}$ = 1.5 + 0.3 + 0.5 - 1.5 = 0.8 ns	
EQ 1-15		EQ 1-17
	Clock-to-Out (Pin-to-Pin)	
	$= t_{RCKH} + t_{RCO} + t_{RD1} + t_{DHL}$	
	= 1.52+ 0.8 + 0.3 + 1.6 = 4.2 ns	
EO 1-16		EQ 1-18

## A54SX08 Timing Characteristics

#### Table 1-17 • A54SX08 Timing Characteristics

(Worst-Case Commercial Conditions, V<sub>CCR</sub> = 4.75 V, V<sub>CCA</sub>, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		'-3' 9	5peed	'-2' Speed		'-1' Speed		'Std' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Propa	agation Delays <sup>1</sup>									
t <sub>PD</sub>	Internal Array Module		0.6		0.7		0.8		0.9	ns
Predicted R	outing Delays <sup>2</sup>									
t <sub>DC</sub>	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t <sub>FC</sub>	FO = 1 Routing Delay, Fast Connect		0.3		0.4		0.4		0.5	ns
t <sub>RD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		0.6		0.7		0.8		0.9	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		0.8		0.9		1.0		1.2	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t <sub>RD12</sub>	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns
R-Cell Timir	ng									
t <sub>RCO</sub>	Sequential Clock-to-Q		0.8		1.1		1.2		1.4	ns
t <sub>CLR</sub>	Asynchronous Clear-to-Q		0.5		0.6		0.7		0.8	ns
t <sub>PRESET</sub>	Asynchronous Preset-to-Q		0.7		0.8		0.9		1.0	ns
t <sub>SUD</sub>	Flip-Flop Data Input Set-Up	0.5		0.5		0.7		0.8		ns
t <sub>HD</sub>	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
Input Modu	le Propagation Delays									
t <sub>INYH</sub>	Input Data Pad-to-Y HIGH		1.5		1.7		1.9		2.2	ns
t <sub>INYL</sub>	Input Data Pad-to-Y LOW		1.5		1.7		1.9		2.2	ns
Input Modu	le Predicted Routing Delays <sup>2</sup>									
t <sub>IRD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		0.6		0.7		0.8		0.9	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		0.8		0.9		1.0		1.2	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns

#### Note:

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn'}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD'}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.



#### Table 1-17 A54SX08 Timing Characteristics (Continued)

(Worst-Case Commercial Conditions,	V <sub>CCR</sub> = 4.75 V, V <sub>CC</sub>	<sub>A,</sub> V <sub>CCI</sub> = 3.0 V, T <sub>J</sub> = 70°C)
------------------------------------	--	--

		'-3' \$	Speed	'-2' \$	5peed	'-1' \$	5peed	'Std' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (	Hardwired) Array Clock Network									
t <sub>HCKH</sub>	Input LOW to HIGH (pad to R-Cell input)		1.0		1.1		1.3		1.5	ns
t <sub>HCKL</sub>	Input HIGH to LOW (pad to R-Cell input)		1.0		1.2		1.4		1.6	ns
t <sub>HPWH</sub>	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
t <sub>HPWL</sub>	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
t <sub>HCKSW</sub>	Maximum Skew		0.1		0.2		0.2		0.2	ns
t <sub>HP</sub>	Minimum Period	2.7		3.1		3.6		4.2		ns
f <sub>HMAX</sub>	Maximum Frequency		350		320		280		240	MHz
Routed Arra	ay Clock Networks									
t <sub>RCKH</sub>	Input LOW to HIGH (light load) (pad to R-Cell input)		1.3		1.5		1.7		2.0	ns
t <sub>RCKL</sub>	Input HIGH to LOW (light load) (pad to R-Cell Input)		1.4		1.6		1.8		2.1	ns
t <sub>RCKH</sub>	Input LOW to HIGH (50% load) (pad to R-Cell input)		1.4		1.7		1.9		2.2	ns
t <sub>RCKL</sub>	Input HIGH to LOW (50% load) (pad to R-Cell input)		1.5		1.7		2.0		2.3	ns
t <sub>RCKH</sub>	Input LOW to HIGH (100% load) (pad to R-Cell input)		1.5		1.7		1.9		2.2	ns
t <sub>RCKL</sub>	Input HIGH to LOW (100% load) (pad to R-Cell input)		1.5		1.8		2.0		2.3	ns
t <sub>RPWH</sub>	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
t <sub>RPWL</sub>	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
t <sub>RCKSW</sub>	Maximum Skew (light load)		0.1		0.2		0.2		0.2	ns
t <sub>RCKSW</sub>	Maximum Skew (50% load)		0.3		0.3		0.4		0.4	ns
t <sub>RCKSW</sub>	Maximum Skew (100% load)		0.3		0.3		0.4		0.4	ns
TTL Output	Module Timing1									
t <sub>DLH</sub>	Data-to-Pad LOW to HIGH		1.6		1.9		2.1		2.5	ns
t <sub>DHL</sub>	Data-to-Pad HIGH to LOW		1.6		1.9		2.1		2.5	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.1		2.4		2.8		3.2	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.3		2.7		3.1		3.6	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		1.4		1.7		1.9		2.2	ns

Note:

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

## A54SX16 Timing Characteristics

Table 1-18 • A54SX16 Timing Characteristics

(Worst-Case Commercial Conditions, V<sub>CCR</sub> = 4.75 V, V<sub>CCA</sub>, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		'-3' 9	Speed	'-2' 9	5peed	'-1' :	Speed	'Std' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Prop	agation Delays <sup>1</sup>									
t <sub>PD</sub>	Internal Array Module		0.6		0.7		0.8		0.9	ns
Predicted R	outing Delays <sup>2</sup>									
t <sub>DC</sub>	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t <sub>FC</sub>	FO = 1 Routing Delay, Fast Connect		0.3		0.4		0.4		0.5	ns
t <sub>RD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		0.6		0.7		0.8		0.9	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		0.8		0.9		1.0		1.2	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t <sub>RD12</sub>	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns
R-Cell Timi	່າໆ									
t <sub>RCO</sub>	Sequential Clock-to-Q		0.8		1.1		1.2		1.4	ns
t <sub>CLR</sub>	Asynchronous Clear-to-Q		0.5		0.6		0.7		0.8	ns
t <sub>PRESET</sub>	Asynchronous Preset-to-Q		0.7		0.8		0.9		1.0	ns
t <sub>SUD</sub>	Flip-Flop Data Input Set-Up	0.5		0.5		0.7		0.8		ns
t <sub>HD</sub>	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
Input Modu	le Propagation Delays									
t <sub>INYH</sub>	Input Data Pad-to-Y HIGH		1.5		1.7		1.9		2.2	ns
t <sub>INYL</sub>	Input Data Pad-to-Y LOW		1.5		1.7		1.9		2.2	ns
Predicted I	nput Routing Delays <sup>2</sup>									
t <sub>IRD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		0.6		0.7		0.8		0.9	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		0.8		0.9		1.0		1.2	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns

Notes:

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn'}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD'}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 35 pF loading, except  $t_{ENZL}$  and  $t_{ENZH}$ . For  $t_{ENZL}$  and  $t_{ENZH}$ , the loading is 5 pF.

#### Table 1-18 A54SX16 Timing Characteristics (Continued)

(Worst-Case Commercial Conditions, V	/ <sub>CCR</sub> = 4.75 V, V <sub>CC</sub>	<sub>CA</sub> ,V <sub>CCI</sub> = 3.0 V, T <sub>J</sub> = 70°C)
--------------------------------------	--	---

		'-3' :	Speed	'-2' !	Speed	'–1' Speed		'Std' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (	Hardwired) Array Clock Network									
t <sub>HCKH</sub>	Input LOW to HIGH (pad to R-Cell input)		1.2		1.4		1.5		1.8	ns
t <sub>HCKL</sub>	Input HIGH to LOW (pad to R-Cell input)		1.2		1.4		1.6		1.9	ns
t <sub>HPWH</sub>	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
t <sub>HPWL</sub>	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
t <sub>HCKSW</sub>	Maximum Skew		0.2		0.2		0.3		0.3	ns
t <sub>HP</sub>	Minimum Period	2.7		3.1		3.6		4.2		ns
f <sub>HMAX</sub>	Maximum Frequency		350		320		280		240	MHz
Routed Arra	ay Clock Networks									
t <sub>RCKH</sub>	Input LOW to HIGH (light load) (pad to R-Cell input)		1.6		1.8		2.1		2.5	ns
t <sub>RCKL</sub>	Input HIGH to LOW (light load) (pad to R-Cell input)		1.8		2.0		2.3		2.7	ns
t <sub>RCKH</sub>	Input LOW to HIGH (50% load) (pad to R-Cell input)		1.8		2.1		2.5		2.8	ns
t <sub>RCKL</sub>	Input HIGH to LOW (50% load) (pad to R-Cell input)		2.0		2.2		2.5		3.0	ns
t <sub>RCKH</sub>	Input LOW to HIGH (100% load) (pad to R-Cell input)		1.8		2.1		2.4		2.8	ns
t <sub>RCKL</sub>	Input HIGH to LOW (100% load) (pad to R-Cell input)		2.0		2.2		2.5		3.0	ns
t <sub>RPWH</sub>	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
t <sub>RPWL</sub>	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
t <sub>RCKSW</sub>	Maximum Skew (light load)		0.5		0.5		0.5		0.7	ns
t <sub>RCKSW</sub>	Maximum Skew (50% load)		0.5		0.6		0.7		0.8	ns
t <sub>RCKSW</sub>	Maximum Skew (100% load)		0.5		0.6		0.7		0.8	ns
TTL Output	Module Timing <sup>3</sup>									
t <sub>DLH</sub>	Data-to-Pad LOW to HIGH		1.6		1.9		2.1		2.5	ns
t <sub>DHL</sub>	Data-to-Pad HIGH to LOW		1.6		1.9		2.1		2.5	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.1		2.4		2.8		3.2	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.3		2.7		3.1		3.6	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		1.4		1.7		1.9		2.2	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		1.3		1.5		1.7		2.0	ns

Notes:

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 35 pF loading, except  $t_{ENZL}$  and  $t_{ENZH}$ . For  $t_{ENZL}$  and  $t_{ENZH}$ , the loading is 5 pF.

## A54SX16P Timing Characteristics

Table 1-19 • A54SX16P Timing Characteristics

(Worst-Case Commercial Conditions, V<sub>CCR</sub> = 4.75 V, V<sub>CCA</sub>, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		'-3' 9	5peed	'-2' Speed		'-1' Speed		'Std' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Propa	agation Delays <sup>1</sup>									
t <sub>PD</sub>	Internal Array Module		0.6		0.7		0.8		0.9	ns
Predicted R	outing Delays <sup>2</sup>									
t <sub>DC</sub>	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t <sub>FC</sub>	FO = 1 Routing Delay, Fast Connect		0.3		0.4		0.4		0.5	ns
t <sub>RD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		0.6		0.7		0.8		0.9	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		0.8		0.9		1.0		1.2	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t <sub>RD12</sub>	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns
<b>R-Cell Timin</b>	<u>.</u> 1g									
t <sub>RCO</sub>	Sequential Clock-to-Q		0.9		1.1		1.3		1.4	ns
t <sub>CLR</sub>	Asynchronous Clear-to-Q		0.5		0.6		0.7		0.8	ns
t <sub>PRESET</sub>	Asynchronous Preset-to-Q		0.7		0.8		0.9		1.0	ns
t <sub>SUD</sub>	Flip-Flop Data Input Set-Up	0.5		0.5		0.7		0.8		ns
t <sub>HD</sub>	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
Input Modu	le Propagation Delays									
t <sub>INYH</sub>	Input Data Pad-to-Y HIGH		1.5		1.7		1.9		2.2	ns
t <sub>INYL</sub>	Input Data Pad-to-Y LOW		1.5		1.7		1.9		2.2	ns
Predicted Ir	nput Routing Delays <sup>2</sup>									
t <sub>IRD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		0.6		0.7		0.8		0.9	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		0.8		0.9		1.0		1.2	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns

Note:

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 10 pF loading.

(Worst-Case Commercial Conditions,	$V_{CCR} = 4.75 V, V_{CC}$	$C_A, V_{CCI} = 3.0 \text{ V}, \text{ T}_J = 70^{\circ}\text{C}$
------------------------------------	----------------------------	--

	Description	'-3' :	Speed	'-2' !	Speed	'-1' :	Speed	'Std' Speed		
Parameter		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (	Hardwired) Array Clock Network									
t <sub>HCKH</sub>	Input LOW to HIGH (pad to R-Cell input)		1.2		1.4		1.5		1.8	ns
t <sub>HCKL</sub>	Input HIGH to LOW (pad to R-Cell input)		1.2		1.4		1.6		1.9	ns
t <sub>HPWH</sub>	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
t <sub>HPWL</sub>	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
t <sub>HCKSW</sub>	Maximum Skew		0.2		0.2		0.3		0.3	ns
t <sub>HP</sub>	Minimum Period	2.7		3.1		3.6		4.2		ns
f <sub>HMAX</sub>	Maximum Frequency		350		320		280		240	MHz
Routed Arra	ay Clock Networks									
t <sub>RCKH</sub>	Input LOW to HIGH (light load) (pad to R-Cell input)		1.6		1.8		2.1		2.5	ns
t <sub>RCKL</sub>	Input HIGH to LOW (Light Load) (pad to R-Cell input)		1.8		2.0		2.3		2.7	ns
t <sub>RCKH</sub>	Input LOW to HIGH (50% load) (pad to R-Cell input)		1.8		2.1		2.5		2.8	ns
t <sub>RCKL</sub>	Input HIGH to LOW (50% load) (pad to R-Cell input)		2.0		2.2		2.5		3.0	ns
t <sub>RCKH</sub>	Input LOW to HIGH (100% load) (pad to R-Cell input)		1.8		2.1		2.4		2.8	ns
t <sub>RCKL</sub>	Input HIGH to LOW (100% load) (pad to R-Cell input)		2.0		2.2		2.5		3.0	ns
t <sub>RPWH</sub>	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
t <sub>RPWL</sub>	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
t <sub>RCKSW</sub>	Maximum Skew (light load)		0.5		0.5		0.5		0.7	ns
t <sub>RCKSW</sub>	Maximum Skew (50% load)		0.5		0.6		0.7		0.8	ns
t <sub>RCKSW</sub>	Maximum Skew (100% load)		0.5		0.6		0.7		0.8	ns
TTL Output	Module Timing									
t <sub>DLH</sub>	Data-to-Pad LOW to HIGH		2.4		2.8		3.1		3.7	ns
t <sub>DHL</sub>	Data-to-Pad HIGH to LOW		2.3		2.9		3.2		3.8	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		3.0		3.4		3.9		4.6	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		3.3		3.8		4.3		5.0	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		2.3		2.7		3.0		3.5	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		2.8		3.2		3.7		4.3	ns

Note:

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 10 pF loading.

#### SX Family FPGAs

#### Table 1-19 • A54SX16P Timing Characteristics (Continued)

(Worst-Case Commercial Conditions	, V <sub>CCR</sub> = 4.75 V, V <sub>C</sub>	<sub>CCA</sub> ,V <sub>CCI</sub> = 3.0 V, T <sub>J</sub> = 70°C)
-----------------------------------	---	--

		'-3'	Speed	'-2' 9	Speed	'-1' 9	5peed	'Std' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
TTL/PCI Out	put Module Timing									
t <sub>DLH</sub>	Data-to-Pad LOW to HIGH		1.5		1.7		2.0		2.3	ns
t <sub>DHL</sub>	Data-to-Pad HIGH to LOW		1.9		2.2		2.4		2.9	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.3		2.6		3.0		3.5	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		1.5		1.7		1.9		2.3	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		2.7		3.1		3.5		4.1	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		2.9		3.3		3.7		4.4	ns
PCI Output	Module Timing <sup>3</sup>									
t <sub>DLH</sub>	Data-to-Pad LOW to HIGH		1.8		2.0		2.3		2.7	ns
t <sub>DHL</sub>	Data-to-Pad HIGH to LOW		1.7		2.0		2.2		2.6	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		0.8		1.0		1.1		1.3	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		1.2		1.2		1.5		1.8	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		1.0		1.1		1.3		1.5	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		1.1		1.3		1.5		1.7	ns
TTL Output	Module Timing									
t <sub>DLH</sub>	Data-to-Pad LOW to HIGH		2.1		2.5		2.8		3.3	ns
t <sub>DHL</sub>	Data-to-Pad HIGH to LOW		2.0		2.3		2.6		3.1	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.5		2.9		3.2		3.8	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		3.0		3.5		3.9		4.6	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		2.3		2.7		3.1		3.6	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		2.9		3.3		3.7		4.4	ns

Note:

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 10 pF loading.

## A54SX32 Timing Characteristics

Table 1-20 • A54SX32 Timing Characteristics

(Worst-Case Commercial Conditions,  $V_{CCR}$ = 4.75 V,  $V_{CCA}$ ,  $V_{CCI}$  = 3.0 V, T<sub>J</sub> = 70°C)

		'-3' Speed		'-2' Speed		'-1' Speed		'Std' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Prop	agation Delays <sup>1</sup>									
t <sub>PD</sub>	Internal Array Module		0.6		0.7		0.8		0.9	ns
Predicted R	louting Delays <sup>2</sup>									
t <sub>DC</sub>	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t <sub>FC</sub>	FO = 1 Routing Delay, Fast Connect		0.3		0.4		0.4		0.5	ns
t <sub>RD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		0.7		0.8		0.9		1.0	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		1.4		1.6		1.8		2.1	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		2.7		3.1		3.5		4.1	ns
t <sub>RD12</sub>	FO = 12 Routing Delay		4.0		4.7		5.3		6.2	ns
R-Cell Timi	ng									
t <sub>RCO</sub>	Sequential Clock-to-Q		0.8		1.1		1.3		1.4	ns
t <sub>CLR</sub>	Asynchronous Clear-to-Q		0.5		0.6		0.7		0.8	ns
t <sub>PRESET</sub>	Asynchronous Preset-to-Q		0.7		0.8		0.9		1.0	ns
t <sub>SUD</sub>	Flip-Flop Data Input Set-Up	0.5		0.6		0.7		0.8		ns
t <sub>HD</sub>	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
Input Modu	le Propagation Delays									
t <sub>INYH</sub>	Input Data Pad-to-Y HIGH		1.5		1.7		1.9		2.2	ns
t <sub>INYL</sub>	Input Data Pad-to-Y LOW		1.5		1.7		1.9		2.2	ns
Predicted I	nput Routing Delays <sup>2</sup>									
t <sub>IRD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		0.7		0.8		0.9		1.0	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		1.4		1.6		1.8		2.1	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		2.7		3.1		3.5		4.1	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay		4.0		4.7		5.3		6.2	ns

Note:

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 35 pF loading, except  $t_{ENZL}$  and  $t_{ENZH}$ . For  $t_{ENZL}$  and  $t_{ENZH}$  the loading is 5 pF.



## 208-Pin PQFP




Figure 2-2 • 208-Pin PQFP (Top View)

### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.



## 144-Pin TQFP




Figure 2-3 • 144-Pin TQFP (Top View)

#### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

## 100-Pin VQFP




Figure 2-5 • 100-Pin VQFP (Top View)

#### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

#### 54SX Family FPGAs

329-Pin PBGA		329-Pin PBGA		329-Pi	n PBGA	329-Pin PBGA		
Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	
A1	GND	AA13	I/O	AC2	V <sub>CCI</sub>	B14	I/O	
A2	GND	AA14	I/O	AC3	NC	B15	I/O	
A3	V <sub>CCI</sub>	AA15	I/O	AC4	I/O	B16	I/O	
A4	NC	AA16	I/O	AC5	I/O	B17	I/O	
A5	I/O	AA17	I/O	AC6	I/O	B18	I/O	
A6	I/O	AA18	I/O	AC7	I/O	B19	I/O	
A7	V <sub>CCI</sub>	AA19	I/O	AC8	I/O	B20	I/O	
A8	NC	AA20	TDO, I/O	AC9	V <sub>CCI</sub>	B21	I/O	
A9	I/O	AA21	V <sub>CCI</sub>	AC10	I/O	B22	GND	
A10	I/O	AA22	I/O	AC11	I/O	B23	V <sub>CCI</sub>	
A11	I/O	AA23	V <sub>CCI</sub>	AC12	I/O	C1	NC	
A12	I/O	AB1	I/O	AC13	I/O	C2	TDI, I/O	
A13	CLKB	AB2	GND	AC14	I/O	C3	GND	
A14	I/O	AB3	I/O	AC15	NC	C4	I/O	
A15	I/O	AB4	I/O	AC16	I/O	C5	I/O	
A16	I/O	AB5	I/O	AC17	I/O	C6	I/O	
A17	I/O	AB6	I/O	AC18	I/O	С7	I/O	
A18	I/O	AB7	I/O	AC19	I/O	C8	I/O	
A19	I/O	AB8	I/O	AC20	I/O	С9	I/O	
A20	I/O	AB9	I/O	AC21	NC	C10	I/O	
A21	NC	AB10	I/O	AC22	V <sub>CCI</sub>	C11	I/O	
A22	V <sub>CCI</sub>	AB11	PRB, I/O	AC23	GND	C12	I/O	
A23	GND	AB12	I/O	B1	V <sub>CCI</sub>	C13	I/O	
AA1	V <sub>CCI</sub>	AB13	HCLK	B2	GND	C14	I/O	
AA2	I/O	AB14	I/O	B3	I/O	C15	I/O	
AA3	GND	AB15	I/O	B4	I/O	C16	I/O	
AA4	I/O	AB16	I/O	B5	I/O	C17	I/O	
AA5	I/O	AB17	I/O	B6	I/O	C18	I/O	
AA6	I/O	AB18	I/O	В7	I/O	C19	I/O	
AA7	I/O	AB19	I/O	B8	I/O	C20	I/O	
AA8	I/O	AB20	I/O	B9	I/O	C21	V <sub>CCI</sub>	
AA9	I/O	AB21	I/O	B10	I/O	C22	GND	
AA10	I/O	AB22	GND	B11	I/O	C23	NC	
AA11	I/O	AB23	I/O	B12	PRA, I/O	D1	I/O	
AA12	I/O	AC1	GND	B13	CLKA	D2	I/O	