



Welcome to **E-XFL.COM** 

# **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	1452
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	81
Number of Gates	24000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	100-TQFP
Supplier Device Package	100-VQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a54sx16-2vq100i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **Chip Architecture**

The SX family chip architecture provides a unique approach to module organization and chip routing that delivers the best register/logic mix for a wide variety of new and emerging applications.

# **Module Organization**

Actel has arranged all C-cell and R-cell logic modules into horizontal banks called *clusters*. There are two types of *clusters*: Type 1 contains two C-cells and one R-cell, while Type 2 contains one C-cell and two R-cells.

To increase design efficiency and device performance, Actel has further organized these modules into *SuperClusters* (Figure 1-4). SuperCluster 1 is a two-wide grouping of Type 1 clusters. SuperCluster 2 is a two-wide group containing one Type 1 cluster and one Type 2 cluster. SX devices feature more SuperCluster 1 modules than SuperCluster 2 modules because designers typically require significantly more combinatorial logic than flip-flops.




Figure 1-3 • C-Cell




Figure 1-4 • Cluster Organization

DirectConnect is a horizontal routing resource that provides connections from a C-cell to its neighboring R-cell in a given SuperCluster. DirectConnect uses a hardwired signal path requiring no programmable interconnection to achieve its fast signal propagation time of less than 0.1 ns.

FastConnect enables horizontal routing between any two logic modules within a given SuperCluster and vertical routing with the SuperCluster immediately below it. Only one programmable connection is used in a FastConnect path, delivering maximum pin-to-pin propagation of 0.4 ns.

In addition to DirectConnect and FastConnect, the architecture makes use of two globally oriented routing resources known as segmented routing and high-drive routing. The Actel segmented routing structure provides a variety of track lengths for extremely fast routing between SuperClusters. The exact combination of track lengths and antifuses within each path is chosen by the 100 percent automatic place-and-route software to minimize signal propagation delays.

The Actel high-drive routing structure provides three clock networks. The first clock, called HCLK, is hardwired from the HCLK buffer to the clock select multiplexer (MUX) in each R-cell. This provides a fast propagation path for the clock signal, enabling the 3.7 ns clock-to-out (pin-to-pin) performance of the SX devices. The hardwired clock is tuned to provide clock skew as low as 0.25 ns. The remaining two clocks (CLKA, CLKB) are global clocks that can be sourced from external pins or from internal logic signals within the SX device.

## Other Architectural Features

## Technology

The Actel SX family is implemented on a high-voltage twin-well CMOS process using 0.35  $\mu$  design rules. The metal-to-metal antifuse is made up of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ("on" state) resistance of 25  $\Omega$  with a capacitance of 1.0 fF for low signal impedance.

**Performance** 

The combination of architectural features described above enables SX devices to operate with internal clock frequencies exceeding 300 MHz, enabling very fast execution of even complex logic functions. Thus, the SX family is an optimal platform upon which to integrate the functionality previously contained in multiple CPLDs. In addition, designs that previously would have required a gate array to meet performance goals can now be integrated into an SX device with dramatic improvements in cost and time to market. Using timingdriven place-and-route tools, designers can achieve highly deterministic device performance. With SX devices, designers do not need to use complicated performance-enhancing design techniques such as the use of redundant logic to reduce fanout on critical nets or the instantiation of macros in HDL code to achieve high performance.

#### I/O Modules

Each I/O on an SX device can be configured as an input, an output, a tristate output, or a bidirectional pin.

Even without the inclusion of dedicated I/O registers, these I/Os, in combination with array registers, can achieve clock-to-out (pad-to-pad) timing as fast as 3.7 ns. I/O cells that have embedded latches and flip-flops require instantiation in HDL code; this is a design complication not encountered in SX FPGAs. Fast pin-to-pin timing ensures that the device will have little trouble interfacing with any other device in the system, which in turn enables parallel design of system components and reduces overall design time.

## **Power Requirements**

The SX family supports 3.3 V operation and is designed to tolerate 5.0 V inputs. (Table 1-1). Power consumption is extremely low due to the very short distances signals are required to travel to complete a circuit. Power requirements are further reduced because of the small number of low-resistance antifuses in the path. The antifuse architecture does not require active circuitry to hold a charge (as do SRAM or EPROM), making it the lowest power architecture on the market.

Table 1-1 • Supply Voltages

Device	V <sub>CCA</sub>	V <sub>CCI</sub>	V <sub>CCR</sub>	Maximum Input Tolerance	<b>Maximum Output Drive</b>
A54SX08 A54SX16 A54SX32	3.3 V	3.3 V	5.0 V	5.0 V	3.3 V
A54SX16-P*	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
	3.3 V	3.3 V	5.0 V	5.0 V	3.3 V
	3.3 V	5.0 V	5.0 V	5.0 V	5.0 V

**Note:** \*A54SX16-P has three different entries because it is capable of both a 3.3 V and a 5.0 V drive.

# **Boundary Scan Testing (BST)**

All SX devices are IEEE 1149.1 compliant. SX devices offer superior diagnostic and testing capabilities by providing Boundary Scan Testing (BST) and probing capabilities. These functions are controlled through the special test pins in conjunction with the program fuse. The functionality of each pin is described in Table 1-2. In the dedicated test mode, TCK, TDI, and TDO are dedicated pins and cannot be used as regular I/Os. In flexible mode, TMS should be set HIGH through a pull-up resistor of  $10~\mathrm{k}\Omega$ . TMS can be pulled LOW to initiate the test sequence.

The program fuse determines whether the device is in dedicated or flexible mode. The default (fuse not blown) is flexible mode.

*Table 1-2* ● **Boundary Scan Pin Functionality** 

Program Fuse Blown (Dedicated Test Mode)	Program Fuse Not Blown (Flexible Mode)
TCK, TDI, TDO are dedicated BST pins.	TCK, TDI, TDO are flexible and may be used as I/Os.
No need for pull-up resistor for TMS	Use a pull-up resistor of 10 k $\Omega$ on TMS.

## **Dedicated Test Mode**

In Dedicated mode, all JTAG pins are reserved for BST; designers cannot use them as regular I/Os. An internal pull-up resistor is automatically enabled on both TMS and TDI pins, and the TMS pin will function as defined in the IEEE 1149.1 (JTAG) specification.

To select Dedicated mode, users need to reserve the JTAG pins in Actel's Designer software by checking the "Reserve JTAG" box in "Device Selection Wizard" (Figure 1-7). JTAG pins comply with LVTTL/TTL I/O specification regardless of whether they are used as a user I/O or a JTAG I/O. Refer to the Table 1-5 on page 1-8 for detailed specifications.

Figure 1-7 • Device Selection Wizard

# **Development Tool Support**

The SX family of FPGAs is fully supported by both the Actel Libero® Integrated Design Environment (IDE) and Designer FPGA Development software. Actel Libero IDE is a design management environment, seamlessly integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes Synplify® for Actel from Synplicity<sup>®</sup>, ViewDraw<sup>®</sup> for Actel from Mentor Graphics<sup>®</sup>, ModelSim<sup>®</sup> HDL Simulator from Mentor Graphics, WaveFormer Lite™ SynaptiCAD™, and Designer software from Actel. Refer to the Libero IDE flow diagram (located on the Actel website) for more information.

Actel Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can select and lock package pins while only minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators, and the simulation results can be cross-probed with Silicon Explorer II, Actel integrated verification and logic analysis tool. Another tool included in the Designer software is the SmartGen core generator, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design. Actel Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synplicity, Synopsys<sup>®</sup>, and Cadence® Design Systems. The Designer software is available for both the Windows® and UNIX® operating systems.

## **Probe Circuit Control Pins**

The Silicon Explorer II tool uses the boundary scan ports (TDI, TCK, TMS, and TDO) to select the desired nets for verification. The selected internal nets are assigned to the PRA/PRB pins for observation. Figure 1-8 on page 1-7 illustrates the interconnection between Silicon Explorer II and the FPGA to perform in-circuit verification.

## **Design Considerations**

The TDI, TCK, TDO, PRA, and PRB pins should not be used as input or bidirectional ports. Because these pins are active during probing, critical signals input through these pins are not available while probing. In addition, the Security Fuse should not be programmed because doing so disables the Probe Circuitry.

1-6 v3.2




Figure 1-8 • Probe Setup

# **Programming**

Device programming is supported through Silicon Sculptor series of programmers. In particular, Silicon Sculptor II are compact, robust, single-site and multi-site device programmer for the PC.

With standalone software, Silicon Sculptor II allows concurrent programming of multiple units from the same PC, ensuring the fastest programming times possible. Each fuse is subsequently verified by Silicon Sculptor II to insure correct programming. In addition, integrity tests ensure that no extra fuses are programmed. Silicon Sculptor II also provides extensive hardware self-testing capability.

The procedure for programming an SX device using Silicon Sculptor II are as follows:

- 1. Load the .AFM file
- 2. Select the device to be programmed
- 3. Begin programming

When the design is ready to go to production, Actel offers device volume-programming services either through distribution partners or via in-house programming from the factory.

For more details on programming SX devices, refer to the *Programming Antifuse Devices* application note and the *Silicon Sculptor II User's Guide*.

# 3.3 V / 5 V Operating Conditions

Table 1-3 • Absolute Maximum Ratings¹

Symbol	Parameter	Limits	Units
V <sub>CCR</sub> <sup>2</sup>	DC Supply Voltage <sup>3</sup>	-0.3 to + 6.0	V
$V_{CCA}^2$	DC Supply Voltage	-0.3 to + 4.0	V
V <sub>CCI</sub> <sup>2</sup>	DC Supply Voltage (A54SX08, A54SX16, A54SX32)	-0.3 to + 4.0	V
V <sub>CCI</sub> <sup>2</sup>	DC Supply Voltage (A54SX16P)	-0.3 to + 6.0	V
V <sub>I</sub>	Input Voltage	-0.5 to + 5.5	V
V <sub>O</sub>	Output Voltage	-0.5 to + 3.6	V
I <sub>IO</sub>	I/O Source Sink Current <sup>3</sup>	−30 to + 5.0	mA
T <sub>STG</sub>	Storage Temperature	–65 to +150	°C

#### Notes

- 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the Recommended Operating Conditions.
- 2. V<sub>CCR</sub> in the A54SX16P must be greater than or equal to V<sub>CCI</sub> during power-up and power-down sequences and during normal operation.
- 3. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than  $V_{CC}$  + 0.5 V or less than GND 0.5 V, the internal protection diodes will forward-bias and can draw excessive current.

# A54SX16P DC Specifications (3.3 V PCI Operation)

Table 1-8 • A54SX16P DC Specifications (3.3 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
$V_{CCA}$	Supply Voltage for Array		3.0	3.6	V
$V_{CCR}$	Supply Voltage required for Internal Biasing		3.0	3.6	V
$V_{CCI}$	Supply Voltage for I/Os		3.0	3.6	V
$V_{IH}$	Input High Voltage		0.5V <sub>CC</sub>	$V_{CC} + 0.5$	V
$V_{IL}$	Input Low Voltage		-0.5	0.3V <sub>CC</sub>	V
I <sub>IPU</sub>	Input Pull-up Voltage <sup>1</sup>		0.7V <sub>CC</sub>		V
I <sub>IL</sub>	Input Leakage Current <sup>2</sup>	$0 < V_{IN} < V_{CC}$		±10	μΑ
$V_{OH}$	Output High Voltage	I <sub>OUT</sub> = -500 μA	0.9V <sub>CC</sub>		V
$V_{OL}$	Output Low Voltage	I <sub>OUT</sub> = 1500 μA		0.1V <sub>CC</sub>	V
C <sub>IN</sub>	Input Pin Capacitance <sup>3</sup>			10	pF
C <sub>CLK</sub>	CLK Pin Capacitance		5	12	pF
C <sub>IDSEL</sub>	IDSEL Pin Capacitance <sup>4</sup>			8	pF

#### Notes:

- 1. This specification should be guaranteed by design. It is the minimum voltage to which pull-up resistors are calculated to pull a floated network. Applications sensitive to static power utilization should assure that the input buffer is conducting minimum current at this input voltage.
- 2. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.
- 3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).
- 4. Lower capacitance on this input-only pin allows for non-resistive coupling to AD[xx].

1-12 v3.2

# A54SX16P AC Specifications (3.3 V PCI Operation)

Table 1-9 • A54SX16P AC Specifications (3.3 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
	Switching Current High	$0 < V_{OUT} \le 0.3 V_{CC}^{1}$			mA
		$0.3V_{CC} \le V_{OUT} < 0.9V_{CC}^{1}$	–12V <sub>CC</sub>		mA
I <sub>OH(AC)</sub>		$0.7V_{CC} < V_{OUT} < V_{CC}^{1, 2}$	-17.1 + (V <sub>CC</sub> - V <sub>OUT</sub> )	EQ 1-3 on page 1-14	
	(Test Point)	$V_{OUT} = 0.7V_{CC}^2$		-32V <sub>CC</sub>	mA
	Switching Current High	$V_{CC} > V_{OUT} \ge 0.6 V_{CC}^{1}$			mA
1		$0.6V_{CC} > V_{OUT} > 0.1V_{CC}^{1}$	16V <sub>CC</sub>		mA
I <sub>OL(AC)</sub>		$0.18V_{CC} > V_{OUT} > 0^{1, 2}$	26.7V <sub>OUT</sub>	EQ 1-4 on page 1-14	mA
	(Test Point)	$V_{OUT} = 0.18V_{CC}^2$		38V <sub>CC</sub>	
I <sub>CL</sub>	Low Clamp Current	$-3 < V_{IN} \le -1$	-25 + (V <sub>IN</sub> + 1)/0.015		mA
I <sub>CH</sub>	High Clamp Current	$-3 < V_{IN} \le -1$	25 + (V <sub>IN</sub> – V <sub>OUT</sub> – 1)/0.015		mA
slew <sub>R</sub>	Output Rise Slew Rate <sup>3</sup>	0.2V <sub>CC</sub> to 0.6V <sub>CC</sub> load	1	4	V/ns
slew <sub>F</sub>	Output Fall Slew Rate <sup>3</sup>	0.6V <sub>CC</sub> to 0.2V <sub>CC</sub> load	1	4	V/ns

#### Notes:

- 1. Refer to the V/I curves in Figure 1-10 on page 1-14. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to CLK and RST# which are system outputs. "Switching Current High" specification are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD# which are open drain outputs.
- 2. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (C and D) are provided with the respective diagrams in Figure 1-10 on page 1-14. The equation defined maxima should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.
- 3. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per the latest revision of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is required (the maximum is no longer simply a guideline). Rise slew rate does not apply to open drain outputs.




Figure 1-10 shows the 3.3 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the A54SX16P device.




Figure 1-10 • 3.3 V PCI Curve for A54SX16P Device

$$I_{OH} = (98.0 \text{ $V_{CC}$}) \times (V_{OUT} - V_{CC}) \times (V_{OUT} + 0.4 \text{ $V_{CC}$})$$

$$I_{OL} = (256 \text{ $V_{CC}$}) \times V_{OUT} \times (V_{CC} - V_{OUT})$$

$$\text{for } 0 \text{ $V_{CC}$} \times V_{OUT} \times 0.18 \text{ $V_{CC}$}$$

$$EQ 1-3$$

$$EQ 1-4$$

1-14 v3.2



# **Power-Up Sequencing**

Table 1-10 • Power-Up Sequencing

V <sub>CCA</sub>	V <sub>CCR</sub>	V <sub>CCI</sub>	Power-Up Sequence	Comments
A54SX08, A545	SX16, A54SX32			
3.3 V	5.0 V	3.3 V	5.0 V First 3.3 V Second	No possible damage to device
			3.3 V First 5.0 V Second	Possible damage to device
A54SX16P				
3.3 V	3.3 V	3.3 V	3.3 V Only	No possible damage to device
3.3 V	5.0 V	3.3 V	5.0 V First 3.3 V Second	No possible damage to device
			3.3 V First 5.0 V Second	Possible damage to device
3.3 V	5.0 V	5.0 V	5.0 V First 3.3 V Second	No possible damage to device
			3.3 V First 5.0 V Second	No possible damage to device

**Note:** No inputs should be driven (high or low) before completion of power-up.

# **Power-Down Sequencing**

Table 1-11 • Power-Down Sequencing

V <sub>CCA</sub>	V <sub>CCR</sub>	V <sub>CCI</sub>	Power-Down Sequence	Comments				
A54SX08, A54S	A54SX08, A54SX16, A54SX32							
3.3 V	5.0 V	3.3 V	5.0 V First 3.3 V Second	Possible damage to device				
			3.3 V First 5.0 V Second	No possible damage to device				
A54SX16P			•	_				
3.3 V	3.3 V	3.3 V	3.3 V Only	No possible damage to device				
3.3 V	5.0 V	3.3 V	5.0 V First 3.3 V Second	Possible damage to device				
			3.3 V First 5.0 V Second	No possible damage to device				
3.3 V	5.0 V	5.0 V	5.0 V First 3.3 V Second	No possible damage to device				
			3.3 V First 5.0 V Second	No possible damage to device				

**Note:** No inputs should be driven (high or low) after the beginning of the power-down sequence.

Table 1-13 shows capacitance values for various devices.

Table 1-13 • Capacitance Values for Devices

	A545X08	A54SX16	A54SX16P	A54SX32
C <sub>EQM</sub> (pF)	4.0	4.0	4.0	4.0
C <sub>EQI</sub> (pF)	3.4	3.4	3.4	3.4
C <sub>EQO</sub> (pF)	4.7	4.7	4.7	4.7
C <sub>EQCR</sub> (pF)	1.6	1.6	1.6	1.6
C <sub>EQHV</sub>	0.615	0.615	0.615	0.615
C <sub>EQHF</sub>	60	96	96	140
r <sub>1</sub> (pF)	87	138	138	171
r <sub>2</sub> (pF)	87	138	138	171

# **Guidelines for Calculating Power Consumption**

The power consumption guidelines are meant to represent worst-case scenarios so that they can be generally used to predict the upper limits of power dissipation. These guidelines are shown in Table 1-14.

# **Sample Power Calculation**

One of the designs used to characterize the SX family was a 528 bit serial-in, serial-out shift register. The design utilized 100 percent of the dedicated flip-flops of an A54SX16P device. A pattern of 0101... was clocked into the device at frequencies ranging from 1 MHz to 200 MHz. Shifting in a series of 0101... caused 50 percent of the flip-flops to toggle from low to high at every clock cycle.

Table 1-14 • Power Consumption Guidelines

Description	Power Consumption Guideline
Logic Modules (m)	20% of modules
Inputs Switching (n)	# inputs/4
Outputs Switching (p)	# outputs/4
First Routed Array Clock Loads (q <sub>1</sub> )	20% of register cells
Second Routed Array Clock Loads (q <sub>2</sub> )	20% of register cells
Load Capacitance (C <sub>L</sub> )	35 pF
Average Logic Module Switching Rate (f <sub>m</sub> )	f/10
Average Input Switching Rate (f <sub>n</sub> )	f/5
Average Output Switching Rate (f <sub>p</sub> )	f/10
Average First Routed Array Clock Rate (f <sub>q1</sub> )	f/2
Average Second Routed Array Clock Rate (f <sub>q2</sub> )	f/2
Average Dedicated Array Clock Rate (f <sub>s1</sub> )	f
Dedicated Clock Array Clock Loads (s <sub>1</sub> )	20% of regular modules

EQ 1-9

Follow the steps below to estimate power consumption. The values provided for the sample calculation below are for the shift register design above. This method for estimating power consumption is conservative and the actual power consumption of your design may be less than the estimated power consumption.

The total power dissipation for the SX family is the sum of the AC power dissipation and the DC power dissipation.

$$P_{Total} = P_{AC}$$
 (dynamic power) +  $P_{DC}$  (static power)

**AC Power Dissipation** 

EQ 1-10

$$\begin{split} P_{AC} &= V_{CCA}^2 \times [(m \times C_{EQM} \times f_m)_{Module} + \\ (n \times C_{EQI} \times f_n)_{Input \ Buffer} + (p \times (C_{EQO} + C_L) \times f_p)_{Output \ Buffer} + \\ (0.5 \ (q_1 \times C_{EQCR} \times f_{q1}) + (r_1 \times f_{q1}))_{RCLKA} + \\ (0.5 \ (q_2 \times C_{EQCR} \times f_{q2}) + (r_2 \times f_{q2}))_{RCLKB} + \\ (0.5 \ (s_1 \times C_{EOHV} \times f_{s1}) + (C_{EOHF} \times f_{s1}))_{HCLK}] \end{split}$$

EQ 1-11

## Step 1: Define Terms Used in Formula

	$V_{CCA}$	3.3
Module		
Number of logic modules switching at $f_m$ (Used 50%)	m	264
Average logic modules switching rate $f_m$ (MHz) (Guidelines: f/10)	f <sub>m</sub>	20
Module capacitance C <sub>EQM</sub> (pF)	$C_{EQM}$	4.0
Input Buffer		
Number of input buffers switching at $f_n$	n	1
Average input switching rate f <sub>n</sub> (MHz) (Guidelines: f/5)	f <sub>n</sub>	40
Input buffer capacitance C <sub>EQI</sub> (pF)	$C_{EQI}$	3.4
Output Buffer		
Number of output buffers switching at $f_p$	p	1
Average output buffers switching rate fp(MHz) (Guidelines: f/10)	$f_p$	20
Output buffers buffer capacitance C <sub>EQO</sub> (pF)	$C_{EQO}$	4.7
Output Load capacitance C <sub>L</sub> (pF)	$C_L$	35
RCLKA		
Number of Clock loads q <sub>1</sub>	$q_1$	528
Capacitance of routed array clock (pF)	$C_{EQCR}$	1.6
Average clock rate (MHz)	$f_{q1}$	200
Fixed capacitance (pF)	r <sub>1</sub>	138
RCLKB		
Number of Clock loads q <sub>2</sub>	$q_2$	0
Capacitance of routed array clock (pF)	$C_{EQCR}$	1.6
Average clock rate (MHz)	$f_{q2}$	0
Fixed capacitance (pF)	r <sub>2</sub>	138
HCLK		
Number of Clock loads	s <sub>1</sub>	0
Variable capacitance of dedicated array clock (pF)	$C_{EQHV}$	0.61 5
Fixed capacitance of dedicated array clock (pF)	$C_{EQHF}$	96
Average clock rate (MHz)	$f_{s1}$	0

## **Step 2: Calculate Dynamic Power Consumption**

$V_{CCA} \times V_{CCA}$	10.89
$m \times f_m \times C_{EQM}$	0.02112
$n \times f_n \times C_{EQI}$	0.000136
$p \times f_p \times (C_{EQO} + C_L)$	0.000794
$0.5 (q_1 \times C_{EQCR} \times f_{q1}) + (r_1 \times f_{q1})$	0.11208
$0.5(q_2 \times C_{EQCR} \times f_{q2}) + (r_2 \times f_{q2})$	0
$0.5 (s_1 \times C_{EQHV} \times f_{s1}) + (C_{EQHF} \times f_{s1})$	0
$P_{AC} = 1.461 \text{ W}$	

# Step 3: Calculate DC Power Dissipation DC Power Dissipation

$$\begin{split} P_{DC} &= (I_{standby}) \times V_{CCA} + (I_{standby}) \times V_{CCR} + (I_{standby}) \times \\ V_{CCI} &+ X \times V_{OL} \times I_{OL} + Y(V_{CCI} - V_{OH}) \times V_{OH} \end{split}$$

EQ 1-12

For a rough estimate of DC Power Dissipation, only use  $P_{DC} = (I_{standby}) \times V_{CCA}$ . The rest of the formula provides a very small number that can be considered negligible.

$$P_{DC} = (I_{standby}) \times V_{CCA}$$
  
 $P_{DC} = .55 \text{ mA} \times 3.3 \text{ V}$   
 $P_{DC} = 0.001815 \text{ W}$ 

## **Step 4: Calculate Total Power Consumption**


$$P_{Total} = P_{AC} + P_{DC}$$
  
 $P_{Total} = 1.461 + 0.001815$   
 $P_{Total} = 1.4628 W$ 

# **Step 5: Compare Estimated Power Consumption against Characterized Power Consumption**

The estimated total power consumption for this design is 1.46 W. The characterized power consumption for this design at 200 MHz is 1.0164 W.

1-18 v3.2

# **SX Timing Model**



**Note:** Values shown for A54SX08-3, worst-case commercial conditions.

Figure 1-12 • SX Timing Model

#### **Hardwired Clock Routed Clock** External Setup = $t_{INY} + t_{IRD1} + t_{SUD} - t_{RCKH}$ External Setup = $t_{INY} + t_{IRD1} + t_{SUD} - t_{HCKH}$ = 1.5 + 0.3 + 0.5 - 1.0 = 1.3 ns= 1.5 + 0.3 + 0.5 - 1.5 = 0.8 nsEQ 1-15 EQ 1-17 Clock-to-Out (Pin-to-Pin) Clock-to-Out (Pin-to-Pin) $= t_{HCKH} + t_{RCO} + t_{RD1} + t_{DHL}$ = $t_{RCKH} + t_{RCO} + t_{RD1} + t_{DHL}$ = 1.0 + 0.8 + 0.3 + 1.6 = 3.7 ns= 1.52 + 0.8 + 0.3 + 1.6 = 4.2 nsEQ 1-16 EQ 1-18



Table 1-18 • A54SX16 Timing Characteristics (Continued) (Worst-Case Commercial Conditions, V<sub>CCR</sub> = 4.75 V, V<sub>CCA</sub>, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		'-3' 9	peed	'-2' 9	Speed	'-1' 9	peed	'Std'	Speed	
Parameter	Description	Min.	Max.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
Dedicated (Hardwired) Array Clock Network										
t <sub>HCKH</sub>	Input LOW to HIGH (pad to R-Cell input)		1.2		1.4		1.5		1.8	ns
t <sub>HCKL</sub>	Input HIGH to LOW (pad to R-Cell input)		1.2		1.4		1.6		1.9	ns
t <sub>HPWH</sub>	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
t <sub>HPWL</sub>	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
t <sub>HCKSW</sub>	Maximum Skew		0.2		0.2		0.3		0.3	ns
t <sub>HP</sub>	Minimum Period	2.7		3.1		3.6		4.2		ns
f <sub>HMAX</sub>	Maximum Frequency		350		320		280		240	MHz
Routed Arra	ay Clock Networks									
t <sub>RCKH</sub>	Input LOW to HIGH (light load) (pad to R-Cell input)		1.6		1.8		2.1		2.5	ns
t <sub>RCKL</sub>	Input HIGH to LOW (light load) (pad to R-Cell input)		1.8		2.0		2.3		2.7	ns
t <sub>RCKH</sub>	Input LOW to HIGH (50% load) (pad to R-Cell input)		1.8		2.1		2.5		2.8	ns
t <sub>RCKL</sub>	Input HIGH to LOW (50% load) (pad to R-Cell input)		2.0		2.2		2.5		3.0	ns
t <sub>RCKH</sub>	Input LOW to HIGH (100% load) (pad to R-Cell input)		1.8		2.1		2.4		2.8	ns
t <sub>RCKL</sub>	Input HIGH to LOW (100% load) (pad to R-Cell input)		2.0		2.2		2.5		3.0	ns
t <sub>RPWH</sub>	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
t <sub>RPWL</sub>	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
t <sub>RCKSW</sub>	Maximum Skew (light load)		0.5		0.5		0.5		0.7	ns
t <sub>RCKSW</sub>	Maximum Skew (50% load)		0.5		0.6		0.7		8.0	ns
t <sub>RCKSW</sub>	Maximum Skew (100% load)		0.5		0.6		0.7		8.0	ns
TTL Output Module Timing <sup>3</sup>										
t <sub>DLH</sub>	Data-to-Pad LOW to HIGH		1.6		1.9		2.1		2.5	ns
t <sub>DHL</sub>	Data-to-Pad HIGH to LOW		1.6		1.9		2.1		2.5	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.1		2.4		2.8		3.2	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.3		2.7		3.1		3.6	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		1.4		1.7		1.9		2.2	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		1.3		1.5		1.7		2.0	ns

#### Notes:

- 1. For dual-module macros, use  $t_{PD}$  +  $t_{RD1}$  +  $t_{PDn}$ ,  $t_{RCO}$  +  $t_{RD1}$  +  $t_{PDn}$ , or  $t_{PD1}$  +  $t_{RD1}$  +  $t_{SUD}$ , whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- 3. Delays based on 35 pF loading, except  $t_{\text{ENZL}}$  and  $t_{\text{ENZH}}$ . For  $t_{\text{ENZL}}$  and  $t_{\text{ENZH}}$ , the loading is 5 pF.

# **A54SX16P Timing Characteristics**

Table 1-19 • A54SX16P Timing Characteristics (Worst-Case Commercial Conditions, V<sub>CCR</sub> = 4.75 V, V<sub>CCA</sub>,V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		'-3' !	Speed	'-2' \$	Speed	'-1' !	Speed	'Std'	Speed	
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Max.	Min.	Мах.	Units
C-Cell Propagation Delays <sup>1</sup>										
t <sub>PD</sub>	Internal Array Module		0.6		0.7		8.0		0.9	ns
Predicted R	outing Delays <sup>2</sup>									
t <sub>DC</sub>	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t <sub>FC</sub>	FO = 1 Routing Delay, Fast Connect		0.3		0.4		0.4		0.5	ns
t <sub>RD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		0.6		0.7		8.0		0.9	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		8.0		0.9		1.0		1.2	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t <sub>RD12</sub>	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns
R-Cell Timing										
t <sub>RCO</sub>	Sequential Clock-to-Q		0.9		1.1		1.3		1.4	ns
t <sub>CLR</sub>	Asynchronous Clear-to-Q		0.5		0.6		0.7		0.8	ns
t <sub>PRESET</sub>	Asynchronous Preset-to-Q		0.7		8.0		0.9		1.0	ns
t <sub>SUD</sub>	Flip-Flop Data Input Set-Up	0.5		0.5		0.7		0.8		ns
t <sub>HD</sub>	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
Input Modu	ule Propagation Delays									
t <sub>INYH</sub>	Input Data Pad-to-Y HIGH		1.5		1.7		1.9		2.2	ns
t <sub>INYL</sub>	Input Data Pad-to-Y LOW		1.5		1.7		1.9		2.2	ns
Predicted In	nput Routing Delays <sup>2</sup>									
t <sub>IRD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		0.6		0.7		8.0		0.9	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		8.0		0.9		1.0		1.2	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns

#### Note:

- 1. For dual-module macros, use  $t_{PD}$  +  $t_{RD1}$  +  $t_{PDn}$ ,  $t_{RCO}$  +  $t_{RD1}$  +  $t_{PDn}$ , or  $t_{PD1}$  +  $t_{RD1}$  +  $t_{SUD}$ , whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 10 pF loading.

1-28 v3.2

# 144-Pin TQFP




Figure 2-3 • 144-Pin TQFP (Top View)

# Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

v3.2 2-7

144-Pin TQFP					
Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function		
1	GND	GND	GND		
2	TDI, I/O	TDI, I/O	TDI, I/O		
3	I/O	1/0	I/O		
4	I/O	1/0	I/O		
5	I/O	1/0	I/O		
6	I/O	1/0	1/0		
7	I/O	1/0	1/0		
8	I/O	I/O	1/0		
9	TMS	TMS	TMS		
10	V <sub>CCI</sub>	$V_{CCI}$	V <sub>CCI</sub>		
11	GND	GND	GND		
12	I/O	1/0	1/0		
13	I/O	1/0	I/O		
14	I/O	I/O	1/0		
15	I/O	I/O	1/0		
16	I/O	I/O	I/O		
17	I/O	1/0	1/0		
18	I/O	I/O	1/0		
19	$V_{CCR}$	$V_{CCR}$	$V_{CCR}$		
20	$V_{CCA}$	$V_{CCA}$	$V_{CCA}$		
21	I/O	1/0	I/O		
22	I/O	1/0	I/O		
23	I/O	1/0	I/O		
24	I/O	1/0	I/O		
25	I/O	1/0	I/O		
26	I/O	1/0	I/O		
27	I/O	1/0	I/O		
28	GND	GND	GND		
29	V <sub>CCI</sub>	$V_{CCI}$	V <sub>CCI</sub>		
30	$V_{CCA}$	V <sub>CCA</sub>	V <sub>CCA</sub>		
31	I/O	1/0	I/O		
32	I/O	I/O	1/0		
33	I/O	I/O	I/O		
34	I/O	I/O	I/O		
35	I/O	I/O	I/O		
36	GND	GND	GND		

144-Pin TQFP					
Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function		
37	I/O	1/0	I/O		
38	I/O	1/0	I/O		
39	I/O	1/0	I/O		
40	I/O	1/0	I/O		
41	I/O	1/0	I/O		
42	I/O	1/0	I/O		
43	I/O	1/0	I/O		
44	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>		
45	I/O	I/O	I/O		
46	I/O	I/O	I/O		
47	I/O	I/O	I/O		
48	I/O	I/O	I/O		
49	I/O	I/O	I/O		
50	I/O	1/0	I/O		
51	I/O	1/0	I/O		
52	I/O	1/0	I/O		
53	I/O	1/0	I/O		
54	PRB, I/O	PRB, I/O	PRB, I/O		
55	I/O	I/O	I/O		
56	$V_{CCA}$	$V_{CCA}$	$V_{CCA}$		
57	GND	GND	GND		
58	$V_{CCR}$	$V_{CCR}$	$V_{CCR}$		
59	I/O	1/0	I/O		
60	HCLK	HCLK	HCLK		
61	I/O	I/O	I/O		
62	I/O	1/0	I/O		
63	I/O	I/O	I/O		
64	I/O	1/0	I/O		
65	I/O	I/O	I/O		
66	I/O	I/O	I/O		
67	I/O	I/O	I/O		
68	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>		
69	I/O	I/O	I/O		
70	I/O	1/0	I/O		
71	TDO, I/O	TDO, I/O	TDO, I/O		
72	I/O	I/O	I/O		
		-			

2-8 v3.2



176-Pin TQFP				
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function	
137	I/O	I/O	I/O	
138	I/O	I/O	1/0	
139	I/O	I/O	I/O	
140	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	
141	I/O	I/O	1/0	
142	I/O	I/O	I/O	
143	I/O	I/O	1/0	
144	I/O	I/O	I/O	
145	I/O	I/O	1/0	
146	I/O	I/O	1/0	
147	I/O	I/O	I/O	
148	I/O	I/O	I/O	
149	I/O	I/O	1/0	
150	I/O	I/O	I/O	
151	I/O	I/O	I/O	
152	CLKA	CLKA	CLKA	
153	CLKB	CLKB	CLKB	
154	$V_{CCR}$	$V_{CCR}$	$V_{CCR}$	
155	GND	GND	GND	
156	V <sub>CCA</sub>	$V_{CCA}$	V <sub>CCA</sub>	

	176-Pin TQFP				
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function		
157	PRA, I/O	PRA, I/O	PRA, I/O		
158	I/O	I/O	1/0		
159	I/O	I/O	1/0		
160	I/O	I/O	1/0		
161	I/O	I/O	1/0		
162	I/O	I/O	1/0		
163	I/O	I/O	1/0		
164	I/O	I/O	1/0		
165	I/O	I/O	1/0		
166	I/O	I/O	1/0		
167	I/O	I/O	1/0		
168	NC	I/O	1/0		
169	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>		
170	I/O	I/O	1/0		
171	NC	I/O	1/0		
172	NC	I/O	1/0		
173	NC	I/O	I/O		
174	I/O	I/O	1/0		
175	I/O	I/O	1/0		
176	TCK, I/O	TCK, I/O	TCK, I/O		

v3.2 2-13

# 100-Pin VQFP




Figure 2-5 • 100-Pin VQFP (Top View)

## Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

2-14 v3.2

# 329-Pin PBGA




Figure 2-7 • 329-Pin PBGA (Top View)

## **Note**

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

v3.2 2-19

144-Pin FBGA			
Pin Number	A54SX08 Function		
A1	I/O		
A2	I/O		
А3	I/O		
A4	I/O		
A5	$V_{CCA}$		
A6	GND		
A7	CLKA		
A8	I/O		
A9	I/O		
A10	I/O		
A11	I/O		
A12	I/O		
B1	I/O		
B2	GND		
B3	I/O		
B4	I/O		
B5	I/O		
В6	I/O		
В7	CLKB		
B8	1/0		
B9	I/O		
B10	I/O		
B11	GND		
B12	1/0		
C1	I/O		
C2	I/O		
C3	TCK, I/O		
C4	I/O		
C5	I/O		
C6	PRA, I/O		
C7	I/O		
C8	I/O		
C9	I/O		
C10	I/O		
C11	I/O		
C12	I/O		
CIZ	1/0		

144-Pin FBGA				
Pin Number	A54SX08 Function			
D1	1/0			
D2	V <sub>CCI</sub>			
D3	TDI, I/O			
D4	I/O			
D5	I/O			
D6	I/O			
D7	I/O			
D8	I/O			
D9	I/O			
D10	I/O			
D11	I/O			
D12	1/0			
E1	I/O			
E2	1/0			
E3	I/O			
E4	I/O			
E5	TMS			
E6	V <sub>CCI</sub>			
E7	V <sub>CCI</sub>			
E8	V <sub>CCI</sub>			
E9	V <sub>CCA</sub>			
E10	1/0			
E11	GND			
E12	I/O			
F1	I/O			
F2	1/0			
F3	$V_{CCR}$			
F4	I/O			
F5	GND			
F6	GND			
F7	GND			
F8	V <sub>CCI</sub>			
F9	I/O			
F10	GND			
F11	I/O			
F12	I/O			
	•			

144-Pin FBGA			
Pin Number	A54SX08 Function		
G1	I/O		
G2	GND		
G3	I/O		
G4	I/O		
G5	GND		
G6	GND		
G7	GND		
G8	V <sub>CCI</sub>		
G9	I/O		
G10	I/O		
G11	I/O		
G12	I/O		
H1	I/O		
H2	I/O		
Н3	I/O		
H4	I/O		
H5	$V_{CCA}$		
H6	$V_{CCA}$		
H7	V <sub>CCA</sub> V <sub>CCA</sub> V <sub>CCI</sub>		
Н8	V <sub>CCI</sub>		
Н9	$V_{CCA}$		
H10	1/0		
H11	1/0		
H12	$V_{CCR}$		
J1	1/0		
J2	1/0		
J3	1/0		
J4	1/0		
J5	1/0		
J6	PRB, I/O		
J7	I/O		
J8	I/O		
J9	I/O		
J10	I/O		
J11	I/O		
J12	$V_{CCA}$		

144-Pin FBGA			
Pin Number	A54SX08 Function		
K1	I/O		
K2	I/O		
K3	I/O		
K4	I/O		
K5	I/O		
K6	I/O		
K7	GND		
K8	I/O		
К9	I/O		
K10	GND		
K11	I/O		
K12	I/O		
L1	GND		
L2	I/O		
L3	I/O		
L4	I/O		
L5	I/O		
L6	I/O		
L7	HCLK		
L8	I/O		
L9	I/O		
L10	1/0		
L11	1/0		
L12	I/O		
M1	I/O		
M2	1/0		
M3	I/O		
M4	I/O		
M5	1/0		
M6	1/0		
M7	$V_{CCA}$		
M8	I/O		
M9	I/O		
M10	I/O		
M11	TDO, I/O		
M12	I/O		

2-24 v3.2