# E·XFL



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

### Details

Details	
Product Status	Obsolete
Number of LABs/CLBs	1452
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	81
Number of Gates	24000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	100-TQFP
Supplier Device Package	100-VQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a54sx16-2vqg100i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **General Description**

The Actel SX family of FPGAs features a sea-of-modules architecture that delivers device performance and integration levels not currently achieved by any other FPGA architecture. SX devices greatly simplify design time, enable dramatic reductions in design costs and power consumption, and further decrease time to market for performance-intensive applications.

The Actel SX architecture features two types of logic modules, the combinatorial cell (C-cell) and the register cell (R-cell), each optimized for fast and efficient mapping of synthesized logic functions. The routing and interconnect resources are in the metal layers above the logic modules, providing optimal use of silicon. This enables the entire floor of the device to be spanned with an uninterrupted grid of fine-grained, synthesis-friendly logic modules (or "sea-of-modules"), which reduces the distance signals have to travel between logic modules. To minimize signal propagation delay, SX devices employ both local and general routing resources. The high-speed local routing resources (DirectConnect and FastConnect) enable very fast local signal propagation that is optimal for fast counters, state machines, and datapath logic. The general system of segmented routing tracks allows any logic module in the array to be connected to any other logic or I/O module. Within this system, propagation delay is minimized by limiting the number of antifuse interconnect elements to five (90 percent of connections typically use only three antifuses). The unique local and general routing structure featured in SX devices gives fast and predictable performance, allows 100 percent pin-locking with full logic utilization, enables concurrent PCB development, reduces design time, and allows designers to achieve performance goals with minimum effort.

Further complementing SX's flexible routing structure is a hardwired, constantly loaded clock network that has been tuned to provide fast clock propagation with minimal clock skew. Additionally, the high performance of the internal logic has eliminated the need to embed latches or flip-flops in the I/O cells to achieve fast clockto-out or fast input setup times. SX devices have easy to use I/O cells that do not require HDL instantiation, facilitating design reuse and reducing design and verification time.

# **SX Family Architecture**

The SX family architecture was designed to satisfy nextgeneration performance and integration requirements for production-volume designs in a broad range of applications.

### **Programmable Interconnect Element**

The SX family provides efficient use of silicon by locating the routing interconnect resources between the Metal 2 (M2) and Metal 3 (M3) layers (Figure 1-1 on page 1-2). This completely eliminates the channels of routing and interconnect resources between logic modules (as implemented on SRAM FPGAs and previous generations of antifuse FPGAs), and enables the entire floor of the device to be spanned with an uninterrupted grid of logic modules.

Interconnection between these logic modules is achieved using The Actel patented metal-to-metal programmable antifuse interconnect elements, which are embedded between the M2 and M3 layers. The antifuses are normally open circuit and, when programmed, form a permanent low-impedance connection.

The extremely small size of these interconnect elements gives the SX family abundant routing resources and provides excellent protection against design pirating. Reverse engineering is virtually impossible because it is extremely difficult to distinguish between programmed and unprogrammed antifuses, and there is no configuration bitstream to intercept.

Additionally, the interconnect elements (i.e., the antifuses and metal tracks) have lower capacitance and lower resistance than any other device of similar capacity, leading to the fastest signal propagation in the industry.

### Logic Module Design

The SX family architecture is described as a "sea-ofmodules" architecture because the entire floor of the device is covered with a grid of logic modules with virtually no chip area lost to interconnect elements or routing. The Actel SX family provides two types of logic modules, the register cell (R-cell) and the combinatorial cell (C-cell).



DirectConnect is a horizontal routing resource that provides connections from a C-cell to its neighboring Rcell in a given SuperCluster. DirectConnect uses a hardwired signal path requiring no programmable interconnection to achieve its fast signal propagation time of less than 0.1 ns.

FastConnect enables horizontal routing between any two logic modules within a given SuperCluster and vertical routing with the SuperCluster immediately below it. Only one programmable connection is used in a FastConnect path, delivering maximum pin-to-pin propagation of 0.4 ns.

In addition to DirectConnect and FastConnect, the architecture makes use of two globally oriented routing resources known as segmented routing and high-drive routing. The Actel segmented routing structure provides a variety of track lengths for extremely fast routing between SuperClusters. The exact combination of track lengths and antifuses within each path is chosen by the 100 percent automatic place-and-route software to minimize signal propagation delays.

The Actel high-drive routing structure provides three clock networks. The first clock, called HCLK, is hardwired from the HCLK buffer to the clock select multiplexer (MUX) in each R-cell. This provides a fast propagation path for the clock signal, enabling the 3.7 ns clock-to-out (pin-to-pin) performance of the SX devices. The hardwired clock is tuned to provide clock skew as low as 0.25 ns. The remaining two clocks (CLKA, CLKB) are global clocks that can be sourced from external pins or from internal logic signals within the SX device.

### **Other Architectural Features**

### Technology

The Actel SX family is implemented on a high-voltage twin-well CMOS process using 0.35  $\mu$  design rules. The metal-to-metal antifuse is made up of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ("on" state) resistance of 25  $\Omega$  with a capacitance of 1.0 fF for low signal impedance.

### Performance

The combination of architectural features described above enables SX devices to operate with internal clock frequencies exceeding 300 MHz, enabling very fast execution of even complex logic functions. Thus, the SX family is an optimal platform upon which to integrate the functionality previously contained in multiple CPLDs. In addition, designs that previously would have required a gate array to meet performance goals can now be integrated into an SX device with dramatic improvements in cost and time to market. Using timingdriven place-and-route tools, designers can achieve highly deterministic device performance. With SX devices, designers do not need to use complicated performance-enhancing design techniques such as the use of redundant logic to reduce fanout on critical nets or the instantiation of macros in HDL code to achieve high performance.

### I/O Modules

Each I/O on an SX device can be configured as an input, an output, a tristate output, or a bidirectional pin.

Even without the inclusion of dedicated I/O registers, these I/Os, in combination with array registers, can achieve clock-to-out (pad-to-pad) timing as fast as 3.7 ns. I/O cells that have embedded latches and flip-flops require instantiation in HDL code; this is a design complication not encountered in SX FPGAs. Fast pin-to-pin timing ensures that the device will have little trouble interfacing with any other device in the system, which in turn enables parallel design of system components and reduces overall design time.

### **Power Requirements**

The SX family supports 3.3 V operation and is designed to tolerate 5.0 V inputs. (Table 1-1). Power consumption is extremely low due to the very short distances signals are required to travel to complete a circuit. Power requirements are further reduced because of the small number of low-resistance antifuses in the path. The antifuse architecture does not require active circuitry to hold a charge (as do SRAM or EPROM), making it the lowest power architecture on the market.

Denter		V	V		Maniana Outrat Daire
Device	V <sub>CCA</sub>	V <sub>CCI</sub>	V <sub>CCR</sub>	Maximum Input Tolerance	Maximum Output Drive
A54SX08 A54SX16 A54SX32	3.3 V	3.3 V	5.0 V	5.0 V	3.3 V
A54SX16-P*	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
	3.3 V	3.3 V	5.0 V	5.0 V	3.3 V
	3.3 V	5.0 V	5.0 V	5.0 V	5.0 V

**Note:** \*A54SX16-P has three different entries because it is capable of both a 3.3 V and a 5.0 V drive.

# PCI Compliance for the SX Family

The SX family supports 3.3 V and 5.0 V PCI and is compliant with the PCI Local Bus Specification Rev. 2.1.

Table 1-6 •	A54SX16P DC Specifications (5.0 V PCI Operation)	
-------------	--	--

Symbol	Parameter	Condition	Min.	Max.	Units
V <sub>CCA</sub>	Supply Voltage for Array		3.0	3.6	V
V <sub>CCR</sub>	Supply Voltage required for Internal Biasing		4.75	5.25	V
V <sub>CCI</sub>	Supply Voltage for I/Os		4.75	5.25	V
V <sub>IH</sub>	Input High Voltage <sup>1</sup>		2.0	$V_{CC} + 0.5$	V
V <sub>IL</sub>	Input Low Voltage <sup>1</sup>		-0.5	0.8	V
I <sub>IH</sub>	Input High Leakage Current	V <sub>IN</sub> = 2.7		70	μA
IIL	Input Low Leakage Current	V <sub>IN</sub> = 0.5		-70	μA
V <sub>OH</sub>	Output High Voltage	I <sub>OUT</sub> = -2 mA	2.4		V
V <sub>OL</sub>	Output Low Voltage <sup>2</sup>	I <sub>OUT</sub> = 3 mA, 6 mA		0.55	V
C <sub>IN</sub>	Input Pin Capacitance <sup>3</sup>			10	pF
C <sub>CLK</sub>	CLK Pin Capacitance		5	12	pF
C <sub>IDSEL</sub>	IDSEL Pin Capacitance <sup>4</sup>			8	pF

Notes:

1. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.

2. Signals without pull-up resistors must have 3 mA low output current. Signals requiring pull-up must have 6 mA; the latter include, FRAME#, IRDY#, TRDY#, DEVSEL#, STOP#, SERR#, PERR#, LOCK#, and, when used, AD[63::32], C/BE[7::4]#, PAR64, REQ64#, and ACK64#.

3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).

4. Lower capacitance on this input-only pin allows for non-resistive coupling to AD[xx].

# A54SX16P AC Specifications for (PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
I <sub>OH(AC)</sub>	Switching Current High	$0 < V_{OUT} \le 1.4^{1}$	-44		mA
		$1.4 \le V_{OUT} < 2.4^{1, 2}$	-44 + (V <sub>OUT</sub> - 1.4)/0.024		mA
		$3.1 < V_{OUT} < V_{CC}^{1, 3}$		EQ 1-1 on page 1-11	
	(Test Point)	$V_{OUT} = 3.1^{3}$		-142	mA
I <sub>OL(AC)</sub>	Switching Current High	$V_{OUT} \ge 2.2^{1}$	95		mA
		$2.2 > V_{OUT} > 0.55^{1}$	V <sub>OUT</sub> /0.023		
		$0.71 > V_{OUT} > 0^{1, 3}$		EQ 1-2 on page 1-11	mA
	(Test Point)	$V_{OUT} = 0.71^{3}$		206	mA
I <sub>CL</sub>	Low Clamp Current	$-5 < V_{IN} \leq -1$	-25 + (V <sub>IN</sub> + 1)/0.015		mA
slew <sub>R</sub>	Output Rise Slew Rate	0.4 V to 2.4 V load <sup>4</sup>	1	5	V/ns
slew <sub>F</sub>	Output Fall Slew Rate	2.4 V to 0.4 V load <sup>4</sup>	1	5	V/ns

### Table 1-7 A54SX16P AC Specifications for (PCI Operation)

### Notes:

1. Refer to the V/I curves in Figure 1-9 on page 1-11. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half-size output drivers may be used on these signals. This specification does not apply to CLK and RST#, which are system outputs. "Switching Current High" specifications are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD#, which are open drain outputs.

2. Note that this segment of the minimum current curve is drawn from the AC drive point directly to the DC drive point rather than toward the voltage rail (as is done in the pull-down curve). This difference is intended to allow for an optional N-channel pull-up.

3. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (A and B) are provided with the respective diagrams in Figure 1-9 on page 1-11. The equation defined maxima should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.

4. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per revision 2.0 of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is now required (the maximum is no longer simply a guideline). Since adherence to the maximum slew rate was not required prior to revision 2.1 of the specification, there may be components in the market for some time that have faster edge rates; therefore, motherboard designers must bear in mind that rise and fall times faster than this specification could occur, and should ensure that signal integrity modeling accounts for this. Rise slew rate does not apply to open drain outputs.



Table 1-13 shows capacitance values for various devices.

	A54SX08	A54SX16	A54SX16P	A54SX32
C <sub>EQM</sub> (pF)	4.0	4.0	4.0	4.0
C <sub>EQI</sub> (pF)	3.4	3.4	3.4	3.4
C <sub>EQO</sub> (pF)	4.7	4.7	4.7	4.7
C <sub>EQCR</sub> (pF)	1.6	1.6	1.6	1.6
C <sub>EQHV</sub>	0.615	0.615	0.615	0.615
C <sub>EQHF</sub>	60	96	96	140
r <sub>1</sub> (pF)	87	138	138	171
r <sub>2</sub> (pF)	87	138	138	171

 Table 1-13
 Capacitance Values for Devices

### Table 1-14 • Power Consumption Guidelines

### Guidelines for Calculating Power Consumption

The power consumption guidelines are meant to represent worst-case scenarios so that they can be generally used to predict the upper limits of power dissipation. These guidelines are shown in Table 1-14.

### **Sample Power Calculation**

One of the designs used to characterize the SX family was a 528 bit serial-in, serial-out shift register. The design utilized 100 percent of the dedicated flip-flops of an A54SX16P device. A pattern of 0101... was clocked into the device at frequencies ranging from 1 MHz to 200 MHz. Shifting in a series of 0101... caused 50 percent of the flip-flops to toggle from low to high at every clock cycle.

Description	Power Consumption Guideline
Logic Modules (m)	20% of modules
Inputs Switching (n)	# inputs/4
Outputs Switching (p)	# outputs/4
First Routed Array Clock Loads (q <sub>1</sub> )	20% of register cells
Second Routed Array Clock Loads (q <sub>2</sub> )	20% of register cells
Load Capacitance (C <sub>L</sub> )	35 pF
Average Logic Module Switching Rate (f <sub>m</sub> )	f/10
Average Input Switching Rate (f <sub>n</sub> )	f/5
Average Output Switching Rate (f <sub>p</sub> )	f/10
Average First Routed Array Clock Rate (f <sub>q1</sub> )	f/2
Average Second Routed Array Clock Rate (f <sub>q2</sub> )	f/2
Average Dedicated Array Clock Rate (f <sub>s1</sub> )	f
Dedicated Clock Array Clock Loads (s <sub>1</sub> )	20% of regular modules

Follow the steps below to estimate power consumption. The values provided for the sample calculation below are for the shift register design above. This method for estimating power consumption is conservative and the actual power consumption of your design may be less than the estimated power consumption.

The total power dissipation for the SX family is the sum of the AC power dissipation and the DC power dissipation.

$$P_{Total} = P_{AC}$$
 (dynamic power) +  $P_{DC}$  (static power)

EQ 1-9

### **AC Power Dissipation**

 $P_{AC} = P_{Module} + P_{RCLKA Net} + P_{RCLKB Net} + P_{HCLK Net} + P_{Output Buffer} + P_{Input Buffer}$ 

$$\begin{split} P_{AC} &= V_{CCA}^2 \times [(m \times C_{EQM} \times f_m)_{Module} + \\ (n \times C_{EQI} \times f_n)_{Input Buffer} + (p \times (C_{EQO} + C_L) \times f_p)_{Output Buffer} + \\ (0.5 & (q_1 \times C_{EQCR} \times f_{q1}) + (r_1 \times f_{q1}))_{RCLKA} + \\ (0.5 & (q_2 \times C_{EQCR} \times f_{q2}) + (r_2 \times f_{q2}))_{RCLKB} + \\ (0.5 & (s_1 \times C_{EQHV} \times f_{s1}) + (C_{EQHF} \times f_{s1}))_{HCLK}] \end{split}$$

EQ 1-11











Figure 1-15 • Input Buffer Delays

Figure 1-16 • C-Cell Delays

### **Register Cell Timing Characteristics**



Figure 1-17 • Flip-Flops

# **Timing Characteristics**

Timing characteristics for SX devices fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all SX family members. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design is complete. Delay values may then be determined by using the DirectTime Analyzer utility or performing simulation with post-layout delays.

### **Critical Nets and Typical Nets**

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most timecritical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to 6% of the nets in a design may be designated as critical, while 90% of the nets in a design are typical.

### Long Tracks

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes five antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically up to 6 percent of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 8.4 ns delay. This additional delay is represented statistically in higher fanout (FO = 24) routing delays in the datasheet specifications section.

### **Timing Derating**

SX devices are manufactured in a CMOS process. Therefore, device performance varies according to temperature, voltage, and process variations. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.



### Table 1-17 A54SX08 Timing Characteristics (Continued)

(Worst-Case Commercial Conditions,	V <sub>CCR</sub> = 4.75 V, V <sub>CC</sub>	<sub>A,</sub> V <sub>CCI</sub> = 3.0 V, T <sub>J</sub> = 70°C)
------------------------------------	--	--

		'-3' \$	Speed	'–2' Speed		'-1' \$	5peed	'Std' Speed			
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units	
Dedicated (	Hardwired) Array Clock Network										
t <sub>HCKH</sub>	Input LOW to HIGH (pad to R-Cell input)		1.0		1.1		1.3		1.5	ns	
t <sub>HCKL</sub>	Input HIGH to LOW (pad to R-Cell input)		1.0		1.2		1.4		1.6	ns	
t <sub>HPWH</sub>	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns	
t <sub>HPWL</sub>	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns	
t <sub>HCKSW</sub>	Maximum Skew		0.1		0.2		0.2		0.2	ns	
t <sub>HP</sub>	Minimum Period	2.7		3.1		3.6		4.2		ns	
f <sub>HMAX</sub>	Maximum Frequency		350		320		280		240	MHz	
Routed Arra	ay Clock Networks										
t <sub>RCKH</sub>	Input LOW to HIGH (light load) (pad to R-Cell input)		1.3		1.5		1.7		2.0	ns	
t <sub>RCKL</sub>	Input HIGH to LOW (light load) (pad to R-Cell Input)		1.4		1.6		1.8		2.1	ns	
t <sub>RCKH</sub>	Input LOW to HIGH (50% load) (pad to R-Cell input)		1.4		1.7		1.9		2.2	ns	
t <sub>RCKL</sub>	Input HIGH to LOW (50% load) (pad to R-Cell input)		1.5		1.7		2.0		2.3	ns	
t <sub>RCKH</sub>	Input LOW to HIGH (100% load) (pad to R-Cell input)		1.5		1.7		1.9		2.2	ns	
t <sub>RCKL</sub>	Input HIGH to LOW (100% load) (pad to R-Cell input)		1.5		1.8		2.0		2.3	ns	
t <sub>RPWH</sub>	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns	
t <sub>RPWL</sub>	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns	
t <sub>RCKSW</sub>	Maximum Skew (light load)		0.1		0.2		0.2		0.2	ns	
t <sub>RCKSW</sub>	Maximum Skew (50% load)		0.3		0.3		0.4		0.4	ns	
t <sub>RCKSW</sub>	Maximum Skew (100% load)		0.3		0.3		0.4		0.4	ns	
TTL Output	Module Timing1										
t <sub>DLH</sub>	Data-to-Pad LOW to HIGH		1.6		1.9		2.1		2.5	ns	
t <sub>DHL</sub>	Data-to-Pad HIGH to LOW		1.6		1.9		2.1		2.5	ns	
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.1		2.4		2.8		3.2	ns	
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.3		2.7		3.1		3.6	ns	
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		1.4		1.7		1.9		2.2	ns	

Note:

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

### Table 1-19 • A54SX16P Timing Characteristics (Continued)

(Worst-Case Commercial Conditions	, V <sub>CCR</sub> = 4.75 V, V <sub>C</sub>	<sub>CCA</sub> ,V <sub>CCI</sub> = 3.0 V, T <sub>J</sub> = 70°C)
-----------------------------------	---	--

		'-3'	Speed	'-2' 9	Speed	'-1' 9	5peed	'Std'	Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
TTL/PCI Out	put Module Timing									
t <sub>DLH</sub>	Data-to-Pad LOW to HIGH		1.5		1.7		2.0		2.3	ns
t <sub>DHL</sub>	Data-to-Pad HIGH to LOW		1.9		2.2		2.4		2.9	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.3		2.6		3.0		3.5	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		1.5		1.7		1.9		2.3	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		2.7		3.1		3.5		4.1	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		2.9		3.3		3.7		4.4	ns
PCI Output	Module Timing <sup>3</sup>									
t <sub>DLH</sub>	Data-to-Pad LOW to HIGH		1.8		2.0		2.3		2.7	ns
t <sub>DHL</sub>	Data-to-Pad HIGH to LOW		1.7		2.0		2.2		2.6	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		0.8		1.0		1.1		1.3	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		1.2		1.2		1.5		1.8	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		1.0		1.1		1.3		1.5	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		1.1		1.3		1.5		1.7	ns
TTL Output	Module Timing									
t <sub>DLH</sub>	Data-to-Pad LOW to HIGH		2.1		2.5		2.8		3.3	ns
t <sub>DHL</sub>	Data-to-Pad HIGH to LOW		2.0		2.3		2.6		3.1	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.5		2.9		3.2		3.8	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		3.0		3.5		3.9		4.6	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		2.3		2.7		3.1		3.6	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		2.9		3.3		3.7		4.4	ns

Note:

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 10 pF loading.

### A54SX32 Timing Characteristics

Table 1-20 • A54SX32 Timing Characteristics

(Worst-Case Commercial Conditions,  $V_{CCR}$ = 4.75 V,  $V_{CCA}$ ,  $V_{CCI}$  = 3.0 V, T<sub>J</sub> = 70°C)

		'-3' Speed		'-2' Speed		'–1' Speed		'Std' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Prop	agation Delays <sup>1</sup>									
t <sub>PD</sub>	Internal Array Module		0.6		0.7		0.8		0.9	ns
Predicted R	outing Delays <sup>2</sup>									
t <sub>DC</sub>	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t <sub>FC</sub>	FO = 1 Routing Delay, Fast Connect		0.3		0.4		0.4		0.5	ns
t <sub>RD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		0.7		0.8		0.9		1.0	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		1.4		1.6		1.8		2.1	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		2.7		3.1		3.5		4.1	ns
t <sub>RD12</sub>	FO = 12 Routing Delay		4.0		4.7		5.3		6.2	ns
R-Cell Timi	ng									
t <sub>RCO</sub>	Sequential Clock-to-Q		0.8		1.1		1.3		1.4	ns
t <sub>CLR</sub>	Asynchronous Clear-to-Q		0.5		0.6		0.7		0.8	ns
t <sub>PRESET</sub>	Asynchronous Preset-to-Q		0.7		0.8		0.9		1.0	ns
t <sub>SUD</sub>	Flip-Flop Data Input Set-Up	0.5		0.6		0.7		0.8		ns
t <sub>HD</sub>	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
Input Modu	le Propagation Delays									
t <sub>INYH</sub>	Input Data Pad-to-Y HIGH		1.5		1.7		1.9		2.2	ns
t <sub>INYL</sub>	Input Data Pad-to-Y LOW		1.5		1.7		1.9		2.2	ns
Predicted I	nput Routing Delays <sup>2</sup>									
t <sub>IRD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		0.7		0.8		0.9		1.0	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		1.4		1.6		1.8		2.1	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		2.7		3.1		3.5		4.1	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay		4.0		4.7		5.3		6.2	ns

Note:

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 35 pF loading, except  $t_{ENZL}$  and  $t_{ENZH}$ . For  $t_{ENZL}$  and  $t_{ENZH}$  the loading is 5 pF.

### **Pin Description**

### CLKA/B Clock A and B

These pins are 3.3 V / 5.0 V PCI/TTL clock inputs for clock distribution networks. The clock input is buffered prior to clocking the R-cells. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating. (For A545X72A, these clocks can be configured as bidirectional.)

#### GND Ground

LOW supply voltage.

### HCLK Dedicated (hardwired) Array Clock

This pin is the 3.3 V / 5.0 V PCI/TTL clock input for sequential modules. This input is directly wired to each R-cell and offers clock speeds independent of the number of R-cells being driven. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating.

#### I/O Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Based on certain configurations, input and output levels are compatible with standard TTL, LVTTL, 3.3 V PCI or 5.0 V PCI specifications. Unused I/O pins are automatically tristated by the Designer Series software.

#### NC No Connection

This pin is not connected to circuitry within the device.

#### PRA, I/O Probe A

The Probe A pin is used to output data from any userdefined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe B pin to allow real-time diagnostic output of any signal path within the device. The Probe A pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

### PRB, I/O Probe B

The Probe B pin is used to output data from any node within the device. This diagnostic pin can be used in conjunction with the Probe A pin to allow real-time diagnostic output of any signal path within the device. The Probe B pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

#### TCK Test Clock

Test clock input for diagnostic probe and device programming. In flexible mode, TCK becomes active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

#### TDI Test Data Input

Serial input for boundary scan testing and diagnostic probe. In flexible mode, TDI is active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

#### TDO Test Data Output

Serial output for boundary scan testing. In flexible mode, TDO is active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

#### TMS Test Mode Select

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO). In flexible mode when the TMS pin is set LOW, the TCK, TDI, and TDO pins are boundary scan pins (refer to Table 1-2 on page 1-6). Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the "logic reset" state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The "logic reset" state is reached 5 TCK cycles after the TMS pin is set HIGH. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications.

### V<sub>CCI</sub> Supply Voltage

Supply voltage for I/Os. See Table 1-1 on page 1-5.

### V<sub>CCA</sub> Supply Voltage

Supply voltage for Array. See Table 1-1 on page 1-5.

### V<sub>CCR</sub> Supply Voltage

Supply voltage for input tolerance (required for internal biasing). See Table 1-1 on page 1-5.

84-Pin PLCC						
Pin Number	A54SX08 Function					
1	V <sub>CCR</sub>					
2	GND					
3	V <sub>CCA</sub>					
4	PRA, I/O					
5	Ι/O					
6	I/O					
7	V <sub>CCI</sub>					
8	Ι/O					
9	I/O					
10	I/O					
11	TCK, I/O					
12	TDI, I/O					
13	I/O					
14	I/O					
15	I/O					
16	TMS					
17	I/O					
18	I/O					
19	I/O					
20	I/O					
21	I/O					
22	I/O					
23	I/O					
24	I/O					
25	I/O					
26	I/O					
27	GND					
28	V <sub>CCI</sub>					
29	I/O					
30	I/O					
31	I/O					
32	I/O					
33	I/O					
34	I/O					
35	I/O					

84-Pin PLCC					
Pin Number	A54SX08 Function				
36	I/O				
37	I/O				
38	I/O				
39	I/O				
40	PRB, I/O				
41	V <sub>CCA</sub>				
42	GND				
43	V <sub>CCR</sub>				
44	I/O				
45	HCLK				
46	I/O				
47	I/O				
48	I/O				
49	I/O				
50	I/O				
51	I/O				
52	TDO, I/O				
53	I/O				
54	I/O				
55	I/O				
56	I/O				
57	I/O				
58	I/O				
59	V <sub>CCA</sub>				
60	V <sub>CCI</sub>				
61	GND				
62	I/O				
63	I/O				
64	I/O				
65	I/O				
66	I/O				
67	I/O				
68	V <sub>CCA</sub>				
69	GND				
70	I/O				

84-Pin PLCC							
Pin Number	A54SX08 Function						
71	I/O						
72	I/O						
73	I/O						
74	I/O						
75	I/O						
76	I/O						
77	I/O						
78	I/O						
79	I/O						
80	I/O						
81	I/O						
82	I/O						
83	CLKA						
84	CLKB						



# 144-Pin TQFP



Figure 2-3 • 144-Pin TQFP (Top View)

### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

	144-Pi	n TQFP		144-Pin TQFP					
Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function	Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function		
1	GND	GND	GND	37	I/O	I/O	I/O		
2	TDI, I/O	TDI, I/O	TDI, I/O	38	I/O	I/O	I/O		
3	I/O	I/O	I/O	39	I/O	I/O	I/O		
4	I/O	I/O	I/O	40	I/O	I/O	I/O		
5	I/O	I/O	I/O	41	I/O	I/O	I/O		
6	I/O	I/O	I/O	42	I/O	I/O	I/O		
7	I/O	I/O	I/O	43	I/O	I/O	I/O		
8	I/O	I/O	I/O	44	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>		
9	TMS	TMS	TMS	45	I/O	I/O	I/O		
10	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	46	I/O	I/O	I/O		
11	GND	GND	GND	47	I/O	I/O	I/O		
12	I/O	I/O	I/O	48	I/O	I/O	I/O		
13	I/O	I/O	I/O	49	I/O	I/O	I/O		
14	I/O	I/O	I/O	50	I/O	I/O	I/O		
15	I/O	I/O	I/O	51	I/O	I/O	I/O		
16	I/O	I/O	I/O	52	I/O	I/O	I/O		
17	I/O	I/O	I/O	53	I/O	I/O	I/O		
18	I/O	I/O	I/O	54	PRB, I/O	PRB, I/O	PRB, I/O		
19	V <sub>CCR</sub>	V <sub>CCR</sub>	V <sub>CCR</sub>	55	I/O	I/O	I/O		
20	$V_{CCA}$	V <sub>CCA</sub>	V <sub>CCA</sub>	56	$V_{CCA}$	V <sub>CCA</sub>	V <sub>CCA</sub>		
21	I/O	I/O	I/O	57	GND	GND	GND		
22	I/O	I/O	I/O	58	V <sub>CCR</sub>	V <sub>CCR</sub>	V <sub>CCR</sub>		
23	I/O	I/O	I/O	59	I/O	I/O	I/O		
24	I/O	I/O	I/O	60	HCLK	HCLK	HCLK		
25	I/O	I/O	I/O	61	I/O	I/O	I/O		
26	I/O	I/O	I/O	62	I/O	I/O	I/O		
27	I/O	I/O	I/O	63	I/O	I/O	I/O		
28	GND	GND	GND	64	I/O	I/O	I/O		
29	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	65	I/O	I/O	I/O		
30	$V_{CCA}$	V <sub>CCA</sub>	V <sub>CCA</sub>	66	I/O	I/O	I/O		
31	I/O	I/O	I/O	67	I/O	I/O	I/O		
32	I/O	I/O	I/O	68	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>		
33	I/O	I/O	I/O	69	I/O	I/O	I/O		
34	I/O	I/O	I/O	70	I/O	I/O	I/O		
35	I/O	I/O	I/O	71	TDO, I/O	TDO, I/O	TDO, I/O		
36	GND	GND	GND	72	I/O	I/O	I/O		

# 176-Pin TQFP



Figure 2-4 • 176-Pin TQFP (Top View)

### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

# 100-Pin VQFP



Figure 2-5 • 100-Pin VQFP (Top View)

### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

329-Pin PBGA		329-Pin PBGA		329-Pi	n PBGA	329-Pin PBGA		
Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	
A1	GND	AA13	I/O	AC2	V <sub>CCI</sub>	B14	I/O	
A2	GND	AA14	I/O	AC3	NC	B15	I/O	
A3	V <sub>CCI</sub>	AA15	I/O	AC4	I/O	B16	I/O	
A4	NC	AA16	I/O	AC5	I/O	B17	I/O	
A5	I/O	AA17	I/O	AC6	I/O	B18	I/O	
A6	I/O	AA18	I/O	AC7	I/O	B19	I/O	
A7	V <sub>CCI</sub>	AA19	I/O	AC8	I/O	B20	I/O	
A8	NC	AA20	TDO, I/O	AC9	V <sub>CCI</sub>	B21	I/O	
A9	I/O	AA21	V <sub>CCI</sub>	AC10	I/O	B22	GND	
A10	I/O	AA22	I/O	AC11	I/O	B23	V <sub>CCI</sub>	
A11	I/O	AA23	V <sub>CCI</sub>	AC12	I/O	C1	NC	
A12	I/O	AB1	I/O	AC13	I/O	C2	TDI, I/O	
A13	CLKB	AB2	GND	AC14	I/O	C3	GND	
A14	I/O	AB3	I/O	AC15	NC	C4	I/O	
A15	I/O	AB4	I/O	AC16	I/O	C5	I/O	
A16	I/O	AB5	I/O	AC17	I/O	C6	I/O	
A17	I/O	AB6	I/O	AC18	I/O	C7	I/O	
A18	I/O	AB7	I/O	AC19	I/O	C8	I/O	
A19	I/O	AB8	I/O	AC20	I/O	С9	I/O	
A20	I/O	AB9	I/O	AC21	NC	C10	I/O	
A21	NC	AB10	I/O	AC22	V <sub>CCI</sub>	C11	I/O	
A22	V <sub>CCI</sub>	AB11	PRB, I/O	AC23	GND	C12	I/O	
A23	GND	AB12	I/O	B1	V <sub>CCI</sub>	C13	I/O	
AA1	V <sub>CCI</sub>	AB13	HCLK	B2	GND	C14	I/O	
AA2	I/O	AB14	I/O	В3	I/O	C15	I/O	
AA3	GND	AB15	I/O	В4	I/O	C16	I/O	
AA4	I/O	AB16	I/O	B5	I/O	C17	I/O	
AA5	I/O	AB17	I/O	B6	I/O	C18	I/O	
AA6	I/O	AB18	I/O	В7	I/O	C19	I/O	
AA7	I/O	AB19	I/O	B8	I/O	C20	I/O	
AA8	I/O	AB20	I/O	В9	I/O	C21	V <sub>CCI</sub>	
AA9	I/O	AB21	I/O	B10	I/O	C22	GND	
AA10	I/O	AB22	GND	B11	I/O	C23	NC	
AA11	I/O	AB23	I/O	B12	PRA, I/O	D1	I/O	
AA12	I/O	AC1	GND	B13	CLKA	D2	I/O	



329-Pin PBGA		329-Pin PBGA		329-Pi	n PBGA	329-Pin PBGA		
Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	
D3	I/O	F22	I/O	K20	I/O	N11	GND	
D4	TCK, I/O	F23	I/O	K21	I/O	N12	GND	
D5	I/O	G1	I/O	K22	I/O	N13	GND	
D6	I/O	G2	I/O	K23	I/O	N14	GND	
D7	I/O	G3	I/O	L1	I/O	N20	NC	
D8	I/O	G4	I/O	L2	I/O	N21	I/O	
D9	I/O	G20	I/O	L3	I/O	N22	I/O	
D10	I/O	G21	I/O	L4	V <sub>CCR</sub>	N23	I/O	
D11	V <sub>CCA</sub>	G22	I/O	L10	GND	P1	I/O	
D12	V <sub>CCR</sub>	G23	GND	L11	GND	P2	I/O	
D13	I/O	H1	I/O	L12	GND	Р3	I/O	
D14	I/O	H2	I/O	L13	GND	P4	I/O	
D15	I/O	H3	I/O	L14	GND	P10	GND	
D16	I/O	H4	I/O	L20	V <sub>CCR</sub>	P11	GND	
D17	I/O	H20	V <sub>CCA</sub>	L21	I/O	P12	GND	
D18	I/O	H21	I/O	L22	I/O	P13	GND	
D19	I/O	H22	I/O	L23	NC	P14	GND	
D20	I/O	H23	I/O	M1	I/O	P20	I/O	
D21	I/O	J1	NC	M2	I/O	P21	I/O	
D22	I/O	J2	I/O	M3	I/O	P22	I/O	
D23	I/O	J3	I/O	M4	V <sub>CCA</sub>	P23	I/O	
E1	V <sub>CCI</sub>	J4	I/O	M10	GND	R1	I/O	
E2	I/O	J20	I/O	M11	GND	R2	I/O	
E3	I/O	J21	I/O	M12	GND	R3	I/O	
E4	I/O	J22	I/O	M13	GND	R4	I/O	
E20	I/O	J23	I/O	M14	GND	R20	I/O	
E21	I/O	K1	I/O	M20	V <sub>CCA</sub>	R21	I/O	
E22	I/O	K2	I/O	M21	I/O	R22	I/O	
E23	I/O	К3	I/O	M22	I/O	R23	I/O	
F1	I/O	K4	I/O	M23	V <sub>CCI</sub>	T1	I/O	
F2	TMS	K10	GND	N1	I/O	T2	I/O	
F3	I/O	K11	GND	N2	I/O	T3	I/O	
F4	I/O	K12	GND	N3	I/O	T4	I/O	
F20	I/O	K13	GND	N4	I/O	T20	I/O	
F21	I/O	K14	GND	N10	GND	T21	I/O	

144-Pin FBGA		144-Pi	144-Pin FBGA		n FBGA	144-Pin FBGA		
Pin Number	A54SX08 Function	Pin Number	A54SX08 Function	Pin Number	A54SX08 Function	Pin Number	A54SX08 Function	
A1	I/O	D1	I/O	G1	I/O	K1	I/O	
A2	I/O	D2	V <sub>CCI</sub>	G2	GND	K2	I/O	
A3	I/O	D3	TDI, I/O	G3	I/O	К3	I/O	
A4	I/O	D4	I/O	G4	I/O	К4	I/O	
A5	V <sub>CCA</sub>	D5	I/O	G5	GND	K5	I/O	
A6	GND	D6	I/O	G6	GND	К6	I/O	
A7	CLKA	D7	I/O	G7	GND	К7	GND	
A8	I/O	D8	I/O	G8	V <sub>CCI</sub>	K8	I/O	
A9	I/O	D9	I/O	G9	I/O	К9	I/O	
A10	I/O	D10	I/O	G10	I/O	K10	GND	
A11	I/O	D11	I/O	G11	I/O	K11	I/O	
A12	I/O	D12	I/O	G12	I/O	K12	I/O	
B1	I/O	E1	I/O	H1	I/O	L1	GND	
B2	GND	E2	I/O	H2	I/O	L2	I/O	
B3	I/O	E3	I/O	H3	I/O	L3	I/O	
B4	I/O	E4	I/O	H4	I/O	L4	I/O	
B5	I/O	E5	TMS	H5	V <sub>CCA</sub>	L5	I/O	
B6	I/O	E6	V <sub>CCI</sub>	H6	V <sub>CCA</sub>	L6	I/O	
B7	CLKB	E7	V <sub>CCI</sub>	H7	V <sub>CCI</sub>	L7	HCLK	
B8	I/O	E8	V <sub>CCI</sub>	H8	V <sub>CCI</sub>	L8	I/O	
B9	I/O	E9	V <sub>CCA</sub>	H9	V <sub>CCA</sub>	L9	I/O	
B10	I/O	E10	I/O	H10	I/O	L10	I/O	
B11	GND	E11	GND	H11	I/O	L11	I/O	
B12	I/O	E12	I/O	H12	V <sub>CCR</sub>	L12	I/O	
C1	I/O	F1	I/O	J1	I/O	M1	I/O	
C2	I/O	F2	I/O	J2	I/O	M2	I/O	
C3	TCK, I/O	F3	V <sub>CCR</sub>	J3	I/O	M3	I/O	
C4	I/O	F4	I/O	J4	I/O	M4	I/O	
C5	I/O	F5	GND	J5	I/O	M5	I/O	
C6	PRA, I/O	F6	GND	J6	PRB, I/O	M6	I/O	
C7	I/O	F7	GND	J7	I/O	M7	V <sub>CCA</sub>	
C8	I/O	F8	V <sub>CCI</sub>	J8	I/O	M8	I/O	
С9	I/O	F9	1/0	J9	I/O	M9	I/O	
C10	I/O	F10	GND	J10	I/O	M10	I/O	
C11	I/O	F11	I/O	J11	I/O	M11	TDO, I/O	
C12	I/O	F12	I/O	J12	V <sub>CCA</sub>	M12	I/O	