



Welcome to [E-XFL.COM](#)

### **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

Product Status	Obsolete
Number of LABs/CLBs	1452
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	175
Number of Gates	24000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microsemi/a54sx16-pq208i">https://www.e-xfl.com/product-detail/microsemi/a54sx16-pq208i</a>

## Boundary Scan Testing (BST)

All SX devices are IEEE 1149.1 compliant. SX devices offer superior diagnostic and testing capabilities by providing Boundary Scan Testing (BST) and probing capabilities. These functions are controlled through the special test pins in conjunction with the program fuse. The functionality of each pin is described in Table 1-2. In the dedicated test mode, TCK, TDI, and TDO are dedicated pins and cannot be used as regular I/Os. In flexible mode, TMS should be set HIGH through a pull-up resistor of 10 kΩ. TMS can be pulled LOW to initiate the test sequence.

The program fuse determines whether the device is in dedicated or flexible mode. The default (fuse not blown) is flexible mode.

Table 1-2 • Boundary Scan Pin Functionality

Program Fuse Blown (Dedicated Test Mode)	Program Fuse Not Blown (Flexible Mode)
TCK, TDI, TDO are dedicated BST pins.	TCK, TDI, TDO are flexible and may be used as I/Os.
No need for pull-up resistor for TMS	Use a pull-up resistor of 10 kΩ on TMS.

## Dedicated Test Mode

In Dedicated mode, all JTAG pins are reserved for BST; designers cannot use them as regular I/Os. An internal pull-up resistor is automatically enabled on both TMS and TDI pins, and the TMS pin will function as defined in the IEEE 1149.1 (JTAG) specification.

To select Dedicated mode, users need to reserve the JTAG pins in Actel's Designer software by checking the "Reserve JTAG" box in "Device Selection Wizard" (Figure 1-7). JTAG pins comply with LVTTL/TTL I/O specification regardless of whether they are used as a user I/O or a JTAG I/O. Refer to the Table 1-5 on page 1-8 for detailed specifications.

Figure 1-7 • Device Selection Wizard

## Development Tool Support

The SX family of FPGAs is fully supported by both the Actel Libero® Integrated Design Environment (IDE) and Designer FPGA Development software. Actel Libero IDE is a design management environment, seamlessly integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes Synplify® for Actel from Synplicity®, ViewDraw® for Actel from Mentor Graphics®, ModelSim® HDL Simulator from Mentor Graphics, WaveFormer Lite™ from SynaptiCAD™, and Designer software from Actel. Refer to the Libero IDE flow diagram (located on the Actel website) for more information.

Actel Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can select and lock package pins while only minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators, and the simulation results can be cross-probed with Silicon Explorer II, Actel integrated verification and logic analysis tool. Another tool included in the Designer software is the SmartGen core generator, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design. Actel Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synplicity, Synopsys®, and Cadence® Design Systems. The Designer software is available for both the Windows® and UNIX® operating systems.

## Probe Circuit Control Pins

The Silicon Explorer II tool uses the boundary scan ports (TDI, TCK, TMS, and TDO) to select the desired nets for verification. The selected internal nets are assigned to the PRA/PRB pins for observation. Figure 1-8 on page 1-7 illustrates the interconnection between Silicon Explorer II and the FPGA to perform in-circuit verification.

## Design Considerations

The TDI, TCK, TDO, PRA, and PRB pins should not be used as input or bidirectional ports. Because these pins are active during probing, critical signals input through these pins are not available while probing. In addition, the Security Fuse should not be programmed because doing so disables the Probe Circuitry.

## PCI Compliance for the SX Family

The SX family supports 3.3 V and 5.0 V PCI and is compliant with the PCI Local Bus Specification Rev. 2.1.

Table 1-6 • A54SX16P DC Specifications (5.0 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
$V_{CCA}$	Supply Voltage for Array		3.0	3.6	V
$V_{CCR}$	Supply Voltage required for Internal Biasing		4.75	5.25	V
$V_{CCI}$	Supply Voltage for I/Os		4.75	5.25	V
$V_{IH}$	Input High Voltage <sup>1</sup>		2.0	$V_{CC} + 0.5$	V
$V_{IL}$	Input Low Voltage <sup>1</sup>		-0.5	0.8	V
$I_{IH}$	Input High Leakage Current	$V_{IN} = 2.7$		70	$\mu A$
$I_{IL}$	Input Low Leakage Current	$V_{IN} = 0.5$		-70	$\mu A$
$V_{OH}$	Output High Voltage	$I_{OUT} = -2 \text{ mA}$	2.4		V
$V_{OL}$	Output Low Voltage <sup>2</sup>	$I_{OUT} = 3 \text{ mA}, 6 \text{ mA}$		0.55	V
$C_{IN}$	Input Pin Capacitance <sup>3</sup>			10	pF
$C_{CLK}$	CLK Pin Capacitance		5	12	pF
$C_{IDSEL}$	IDSEL Pin Capacitance <sup>4</sup>			8	pF

**Notes:**

1. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.
2. Signals without pull-up resistors must have 3 mA low output current. Signals requiring pull-up must have 6 mA; the latter include, FRAME#, IRDY#, TRDY#, DEVSEL#, STOP#, SERR#, PERR#, LOCK#, and, when used, AD[63::32], C/BE[7::4]#, PAR64, REQ64#, and ACK64#.
3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).
4. Lower capacitance on this input-only pin allows for non-resistive coupling to AD[xx].

## A54SX16P AC Specifications for (PCI Operation)

Table 1-7 • A54SX16P AC Specifications for (PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
$I_{OH(AC)}$	Switching Current High	$0 < V_{OUT} \leq 1.4^1$	-44		mA
		$1.4 \leq V_{OUT} < 2.4^1, 2$	$-44 + (V_{OUT} - 1.4)/0.024$		mA
		$3.1 < V_{OUT} < V_{CC}^{1, 3}$		EQ 1-1 on page 1-11	
	(Test Point)	$V_{OUT} = 3.1^3$		-142	mA
$I_{OL(AC)}$	Switching Current High	$V_{OUT} \geq 2.2^1$	95		mA
		$2.2 > V_{OUT} > 0.55^1$	$V_{OUT}/0.023$		
		$0.71 > V_{OUT} > 0^{1, 3}$		EQ 1-2 on page 1-11	mA
	(Test Point)	$V_{OUT} = 0.71^3$		206	mA
$I_{CL}$	Low Clamp Current	$-5 < V_{IN} \leq -1$	$-25 + (V_{IN} + 1)/0.015$		mA
slew <sub>R</sub>	Output Rise Slew Rate	0.4 V to 2.4 V load <sup>4</sup>	1	5	V/ns
slew <sub>F</sub>	Output Fall Slew Rate	2.4 V to 0.4 V load <sup>4</sup>	1	5	V/ns

**Notes:**

1. Refer to the  $V/I$  curves in Figure 1-9 on page 1-11. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half-size output drivers may be used on these signals. This specification does not apply to CLK and RST#, which are system outputs. "Switching Current High" specifications are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD#, which are open drain outputs.
2. Note that this segment of the minimum current curve is drawn from the AC drive point directly to the DC drive point rather than toward the voltage rail (as is done in the pull-down curve). This difference is intended to allow for an optional N-channel pull-up.
3. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (A and B) are provided with the respective diagrams in Figure 1-9 on page 1-11. The equation defined maxima should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.
4. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per revision 2.0 of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is now required (the maximum is no longer simply a guideline). Since adherence to the maximum slew rate was not required prior to revision 2.1 of the specification, there may be components in the market for some time that have faster edge rates; therefore, motherboard designers must bear in mind that rise and fall times faster than this specification could occur, and should ensure that signal integrity modeling accounts for this. Rise slew rate does not apply to open drain outputs.





Figure 1-9 shows the 5.0 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the A54SX16P device.



**Figure 1-9 • 5.0 V PCI Curve for A54SX16P Device**

$$I_{OH} = 11.9 \times (V_{OUT} - 5.25) \times (V_{OUT} + 2.45)$$

for  $V_{CC} > V_{OUT} > 3.1$  V

$$I_{OL} = 78.5 \times V_{OUT} \times (4.4 - V_{OUT})$$

for  $0 \text{ V} < V_{OUT} < 0.71 \text{ V}$

EQ 1-1

EQ 1-2

## Power-Up Sequencing

Table 1-10 • Power-Up Sequencing

<b>V<sub>CCA</sub></b>	<b>V<sub>CCR</sub></b>	<b>V<sub>CCI</sub></b>	<b>Power-Up Sequence</b>	<b>Comments</b>
<b>A54SX08, A54SX16, A54SX32</b>				
3.3 V	5.0 V	3.3 V	5.0 V First 3.3 V Second	No possible damage to device
			3.3 V First 5.0 V Second	Possible damage to device
<b>A54SX16P</b>				
3.3 V	3.3 V	3.3 V	3.3 V Only	No possible damage to device
3.3 V	5.0 V	3.3 V	5.0 V First 3.3 V Second	No possible damage to device
			3.3 V First 5.0 V Second	Possible damage to device
3.3 V	5.0 V	5.0 V	5.0 V First 3.3 V Second	No possible damage to device
			3.3 V First 5.0 V Second	No possible damage to device

**Note:** No inputs should be driven (high or low) before completion of power-up.

## Power-Down Sequencing

Table 1-11 • Power-Down Sequencing

<b>V<sub>CCA</sub></b>	<b>V<sub>CCR</sub></b>	<b>V<sub>CCI</sub></b>	<b>Power-Down Sequence</b>	<b>Comments</b>
<b>A54SX08, A54SX16, A54SX32</b>				
3.3 V	5.0 V	3.3 V	5.0 V First 3.3 V Second	Possible damage to device
			3.3 V First 5.0 V Second	No possible damage to device
<b>A54SX16P</b>				
3.3 V	3.3 V	3.3 V	3.3 V Only	No possible damage to device
3.3 V	5.0 V	3.3 V	5.0 V First 3.3 V Second	Possible damage to device
			3.3 V First 5.0 V Second	No possible damage to device
3.3 V	5.0 V	5.0 V	5.0 V First 3.3 V Second	No possible damage to device
			3.3 V First 5.0 V Second	No possible damage to device

**Note:** No inputs should be driven (high or low) after the beginning of the power-down sequence.

**Step 1: Define Terms Used in Formula**

<b>Module</b>	V <sub>CCA</sub>	3.3
Number of logic modules switching at f <sub>m</sub> (Used 50%)	m	264
Average logic modules switching rate f <sub>m</sub> (MHz) (Guidelines: f/10)	f <sub>m</sub>	20
Module capacitance C <sub>EQM</sub> (pF)	C <sub>EQM</sub>	4.0
<b>Input Buffer</b>		
Number of input buffers switching at f <sub>n</sub>	n	1
Average input switching rate f <sub>n</sub> (MHz) (Guidelines: f/5)	f <sub>n</sub>	40
Input buffer capacitance C <sub>EQI</sub> (pF)	C <sub>EQI</sub>	3.4
<b>Output Buffer</b>		
Number of output buffers switching at f <sub>p</sub>	p	1
Average output buffers switching rate f <sub>p</sub> (MHz) (Guidelines: f/10)	f <sub>p</sub>	20
Output buffers buffer capacitance C <sub>EQO</sub> (pF)	C <sub>EQO</sub>	4.7
Output Load capacitance C <sub>L</sub> (pF)	C <sub>L</sub>	35
<b>RCLKA</b>		
Number of Clock loads q <sub>1</sub>	q <sub>1</sub>	528
Capacitance of routed array clock (pF)	C <sub>EQCR</sub>	1.6
Average clock rate (MHz)	f <sub>q1</sub>	200
Fixed capacitance (pF)	r <sub>1</sub>	138
<b>RCLKB</b>		
Number of Clock loads q <sub>2</sub>	q <sub>2</sub>	0
Capacitance of routed array clock (pF)	C <sub>EQCR</sub>	1.6
Average clock rate (MHz)	f <sub>q2</sub>	0
Fixed capacitance (pF)	r <sub>2</sub>	138
<b>HCLK</b>		
Number of Clock loads	s <sub>1</sub>	0
Variable capacitance of dedicated array clock (pF)	C <sub>EQHV</sub>	0.615
Fixed capacitance of dedicated array clock (pF)	C <sub>EQHF</sub>	96
Average clock rate (MHz)	f <sub>s1</sub>	0

**Step 2: Calculate Dynamic Power Consumption**

V <sub>CCA</sub> × V <sub>CCA</sub>	10.89
m × f <sub>m</sub> × C <sub>EQM</sub>	0.02112
n × f <sub>n</sub> × C <sub>EQI</sub>	0.000136
p × f <sub>p</sub> × (C <sub>EQO</sub> +C <sub>L</sub> )	0.000794
0.5 (q <sub>1</sub> × C <sub>EQCR</sub> × f <sub>q1</sub> ) + (r <sub>1</sub> × f <sub>q1</sub> )	0.11208
0.5(q <sub>2</sub> × C <sub>EQCR</sub> × f <sub>q2</sub> ) + (r <sub>2</sub> × f <sub>q2</sub> )	0
0.5 (s <sub>1</sub> × C <sub>EQHV</sub> × f <sub>s1</sub> ) + (C <sub>EQHF</sub> × f <sub>s1</sub> )	0
P <sub>AC</sub> = 1.461 W	

**Step 3: Calculate DC Power Dissipation****DC Power Dissipation**

$$P_{DC} = (I_{standby}) \times V_{CCA} + (I_{standby}) \times V_{CCR} + (I_{standby}) \times V_{CCI} + X \times V_{OL} \times I_{OL} + Y(V_{CCI} - V_{OH}) \times V_{OH}$$

EQ 1-12

For a rough estimate of DC Power Dissipation, only use P<sub>DC</sub> = (I<sub>standby</sub>) × V<sub>CCA</sub>. The rest of the formula provides a very small number that can be considered negligible.

$$P_{DC} = (I_{standby}) \times V_{CCA}$$

$$P_{DC} = .55 \text{ mA} \times 3.3 \text{ V}$$

$$P_{DC} = 0.001815 \text{ W}$$

**Step 4: Calculate Total Power Consumption**

$$P_{Total} = P_{AC} + P_{DC}$$

$$P_{Total} = 1.461 + 0.001815$$

$$P_{Total} = 1.4628 \text{ W}$$

**Step 5: Compare Estimated Power Consumption against Characterized Power Consumption**

The estimated total power consumption for this design is 1.46 W. The characterized power consumption for this design at 200 MHz is 1.0164 W.

Table 1-17 • A54SX08 Timing Characteristics (Continued)  
(Worst-Case Commercial Conditions,  $V_{CCR} = 4.75$  V,  $V_{CCA}, V_{CCI} = 3.0$  V,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	'-3' Speed		'-2' Speed		'-1' Speed		'Std' Speed		<b>Units</b>
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Dedicated (Hardwired) Array Clock Network</b>										
$t_{HCKH}$	Input LOW to HIGH (pad to R-Cell input)	1.0		1.1		1.3		1.5		ns
$t_{HCKL}$	Input HIGH to LOW (pad to R-Cell input)	1.0		1.2		1.4		1.6		ns
$t_{HPWH}$	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
$t_{HPWL}$	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
$t_{HCKSW}$	Maximum Skew	0.1		0.2		0.2		0.2		ns
$t_{HP}$	Minimum Period	2.7		3.1		3.6		4.2		ns
$f_{HMAX}$	Maximum Frequency	350		320		280		240		MHz
<b>Routed Array Clock Networks</b>										
$t_{RCKH}$	Input LOW to HIGH (light load) (pad to R-Cell input)	1.3		1.5		1.7		2.0		ns
$t_{RCKL}$	Input HIGH to LOW (light load) (pad to R-Cell Input)	1.4		1.6		1.8		2.1		ns
$t_{RCKH}$	Input LOW to HIGH (50% load) (pad to R-Cell input)	1.4		1.7		1.9		2.2		ns
$t_{RCKL}$	Input HIGH to LOW (50% load) (pad to R-Cell input)	1.5		1.7		2.0		2.3		ns
$t_{RCKH}$	Input LOW to HIGH (100% load) (pad to R-Cell input)	1.5		1.7		1.9		2.2		ns
$t_{RCKL}$	Input HIGH to LOW (100% load) (pad to R-Cell input)	1.5		1.8		2.0		2.3		ns
$t_{RPWH}$	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
$t_{RPWL}$	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
$t_{RCKSW}$	Maximum Skew (light load)	0.1		0.2		0.2		0.2		ns
$t_{RCKSW}$	Maximum Skew (50% load)	0.3		0.3		0.4		0.4		ns
$t_{RCKSW}$	Maximum Skew (100% load)	0.3		0.3		0.4		0.4		ns
<b>TTL Output Module Timing1</b>										
$t_{DLH}$	Data-to-Pad LOW to HIGH	1.6		1.9		2.1		2.5		ns
$t_{DHL}$	Data-to-Pad HIGH to LOW	1.6		1.9		2.1		2.5		ns
$t_{ENZL}$	Enable-to-Pad, Z to L	2.1		2.4		2.8		3.2		ns
$t_{ENZH}$	Enable-to-Pad, Z to H	2.3		2.7		3.1		3.6		ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	1.4		1.7		1.9		2.2		ns

**Note:**

- For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

## A54SX16 Timing Characteristics

Table 1-18 • A54SX16 Timing Characteristics  
(Worst-Case Commercial Conditions,  $V_{CCR} = 4.75$  V,  $V_{CCA}, V_{CCI} = 3.0$  V,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	'-3' Speed		'-2' Speed		'-1' Speed		'Std' Speed		<b>Units</b>
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>C-Cell Propagation Delays<sup>1</sup></b>										
$t_{PD}$	Internal Array Module	0.6		0.7		0.8		0.9		ns
<b>Predicted Routing Delays<sup>2</sup></b>										
$t_{RD1}$	FO = 1 Routing Delay, Direct Connect	0.1		0.1		0.1		0.1		ns
$t_{RD2}$	FO = 1 Routing Delay, Fast Connect	0.3		0.4		0.4		0.5		ns
$t_{RD3}$	FO = 1 Routing Delay	0.3		0.4		0.4		0.5		ns
$t_{RD4}$	FO = 2 Routing Delay	0.6		0.7		0.8		0.9		ns
$t_{RD8}$	FO = 3 Routing Delay	0.8		0.9		1.0		1.2		ns
$t_{RD12}$	FO = 4 Routing Delay	1.0		1.2		1.4		1.6		ns
$t_{RD16}$	FO = 8 Routing Delay	1.9		2.2		2.5		2.9		ns
$t_{RD32}$	FO = 12 Routing Delay	2.8		3.2		3.7		4.3		ns
<b>R-Cell Timing</b>										
$t_{RCO}$	Sequential Clock-to-Q	0.8		1.1		1.2		1.4		ns
$t_{CLR}$	Asynchronous Clear-to-Q	0.5		0.6		0.7		0.8		ns
$t_{PRESET}$	Asynchronous Preset-to-Q	0.7		0.8		0.9		1.0		ns
$t_{SUD}$	Flip-Flop Data Input Set-Up	0.5		0.5		0.7		0.8		ns
$t_{HD}$	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
$t_{WASYN}$	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
<b>Input Module Propagation Delays</b>										
$t_{INYH}$	Input Data Pad-to-Y HIGH	1.5		1.7		1.9		2.2		ns
$t_{INYL}$	Input Data Pad-to-Y LOW	1.5		1.7		1.9		2.2		ns
<b>Predicted Input Routing Delays<sup>2</sup></b>										
$t_{IRD1}$	FO = 1 Routing Delay	0.3		0.4		0.4		0.5		ns
$t_{IRD2}$	FO = 2 Routing Delay	0.6		0.7		0.8		0.9		ns
$t_{IRD3}$	FO = 3 Routing Delay	0.8		0.9		1.0		1.2		ns
$t_{IRD4}$	FO = 4 Routing Delay	1.0		1.2		1.4		1.6		ns
$t_{IRD8}$	FO = 8 Routing Delay	1.9		2.2		2.5		2.9		ns
$t_{IRD12}$	FO = 12 Routing Delay	2.8		3.2		3.7		4.3		ns

**Notes:**

- For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- Delays based on 35 pF loading, except  $t_{ENZL}$  and  $t_{ENZH}$ . For  $t_{ENZL}$  and  $t_{ENZH}$ , the loading is 5 pF.

Table 1-18 • A54SX16 Timing Characteristics (Continued)  
(Worst-Case Commercial Conditions,  $V_{CCR} = 4.75$  V,  $V_{CCA}, V_{CCI} = 3.0$  V,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	'-3' Speed		'-2' Speed		'-1' Speed		'Std' Speed		<b>Units</b>
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Dedicated (Hardwired) Array Clock Network</b>										
$t_{HCKH}$	Input LOW to HIGH (pad to R-Cell input)	1.2		1.4		1.5		1.8		ns
$t_{HCKL}$	Input HIGH to LOW (pad to R-Cell input)	1.2		1.4		1.6		1.9		ns
$t_{HPWH}$	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
$t_{HPWL}$	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
$t_{HCKSW}$	Maximum Skew	0.2		0.2		0.3		0.3		ns
$t_{HP}$	Minimum Period	2.7		3.1		3.6		4.2		ns
$f_{HMAX}$	Maximum Frequency	350		320		280		240		MHz
<b>Routed Array Clock Networks</b>										
$t_{RCKH}$	Input LOW to HIGH (light load) (pad to R-Cell input)	1.6		1.8		2.1		2.5		ns
$t_{RCKL}$	Input HIGH to LOW (light load) (pad to R-Cell input)	1.8		2.0		2.3		2.7		ns
$t_{RCKH}$	Input LOW to HIGH (50% load) (pad to R-Cell input)	1.8		2.1		2.5		2.8		ns
$t_{RCKL}$	Input HIGH to LOW (50% load) (pad to R-Cell input)	2.0		2.2		2.5		3.0		ns
$t_{RCKH}$	Input LOW to HIGH (100% load) (pad to R-Cell input)	1.8		2.1		2.4		2.8		ns
$t_{RCKL}$	Input HIGH to LOW (100% load) (pad to R-Cell input)	2.0		2.2		2.5		3.0		ns
$t_{RPWH}$	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
$t_{RPWL}$	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
$t_{RCKSW}$	Maximum Skew (light load)	0.5		0.5		0.5		0.7		ns
$t_{RCKSW}$	Maximum Skew (50% load)	0.5		0.6		0.7		0.8		ns
$t_{RCKSW}$	Maximum Skew (100% load)	0.5		0.6		0.7		0.8		ns
<b>TTL Output Module Timing<sup>3</sup></b>										
$t_{DLH}$	Data-to-Pad LOW to HIGH	1.6		1.9		2.1		2.5		ns
$t_{DHL}$	Data-to-Pad HIGH to LOW	1.6		1.9		2.1		2.5		ns
$t_{ENZL}$	Enable-to-Pad, Z to L	2.1		2.4		2.8		3.2		ns
$t_{ENZH}$	Enable-to-Pad, Z to H	2.3		2.7		3.1		3.6		ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	1.4		1.7		1.9		2.2		ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	1.3		1.5		1.7		2.0		ns

**Notes:**

- For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- Delays based on 35 pF loading, except  $t_{ENLZ}$  and  $t_{ENZH}$ . For  $t_{ENLZ}$  and  $t_{ENZH}$ , the loading is 5 pF.

Table 1-19 • A54SX16P Timing Characteristics (Continued)  
(Worst-Case Commercial Conditions,  $V_{CCR} = 4.75$  V,  $V_{CCA}, V_{CCI} = 3.0$  V,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	'-3' Speed		'-2' Speed		'-1' Speed		'Std' Speed		<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
<b>Dedicated (Hardwired) Array Clock Network</b>										
$t_{HCKH}$	Input LOW to HIGH (pad to R-Cell input)	1.2		1.4		1.5		1.8		ns
$t_{HCKL}$	Input HIGH to LOW (pad to R-Cell input)	1.2		1.4		1.6		1.9		ns
$t_{HPWH}$	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
$t_{HPWL}$	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
$t_{HCKSW}$	Maximum Skew		0.2		0.2		0.3		0.3	ns
$t_{HP}$	Minimum Period	2.7		3.1		3.6		4.2		ns
$f_{HMAX}$	Maximum Frequency		350		320		280		240	MHz
<b>Routed Array Clock Networks</b>										
$t_{RCKH}$	Input LOW to HIGH (light load) (pad to R-Cell input)	1.6		1.8		2.1		2.5		ns
$t_{RCKL}$	Input HIGH to LOW (Light Load) (pad to R-Cell input)	1.8		2.0		2.3		2.7		ns
$t_{RCKH}$	Input LOW to HIGH (50% load) (pad to R-Cell input)	1.8		2.1		2.5		2.8		ns
$t_{RCKL}$	Input HIGH to LOW (50% load) (pad to R-Cell input)	2.0		2.2		2.5		3.0		ns
$t_{RCKH}$	Input LOW to HIGH (100% load) (pad to R-Cell input)	1.8		2.1		2.4		2.8		ns
$t_{RCKL}$	Input HIGH to LOW (100% load) (pad to R-Cell input)	2.0		2.2		2.5		3.0		ns
$t_{RPWH}$	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
$t_{RPWL}$	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
$t_{RCKSW}$	Maximum Skew (light load)		0.5		0.5		0.5		0.7	ns
$t_{RCKSW}$	Maximum Skew (50% load)		0.5		0.6		0.7		0.8	ns
$t_{RCKSW}$	Maximum Skew (100% load)		0.5		0.6		0.7		0.8	ns
<b>TTL Output Module Timing</b>										
$t_{DLH}$	Data-to-Pad LOW to HIGH	2.4		2.8		3.1		3.7		ns
$t_{DHL}$	Data-to-Pad HIGH to LOW	2.3		2.9		3.2		3.8		ns
$t_{ENZL}$	Enable-to-Pad, Z to L	3.0		3.4		3.9		4.6		ns
$t_{ENZH}$	Enable-to-Pad, Z to H	3.3		3.8		4.3		5.0		ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	2.3		2.7		3.0		3.5		ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	2.8		3.2		3.7		4.3		ns

**Note:**

- For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- Delays based on 10 pF loading.

Table 1-20 • A54SX32 Timing Characteristics (Continued)  
(Worst-Case Commercial Conditions,  $V_{CCR} = 4.75$  V,  $V_{CCA}, V_{CCI} = 3.0$  V,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	'-3' Speed		'-2' Speed		'-1' Speed		'Std' Speed		<b>Units</b>
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Dedicated (Hardwired) Array Clock Network</b>										
$t_{HCKH}$	Input LOW to HIGH (pad to R-Cell input)		1.9		2.1		2.4		2.8	ns
$t_{HCKL}$	Input HIGH to LOW (pad to R-Cell input)		1.9		2.1		2.4		2.8	ns
$t_{HPWH}$	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
$t_{HPWL}$	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
$t_{HCKSW}$	Maximum Skew		0.3		0.4		0.4		0.5	ns
$t_{HP}$	Minimum Period	2.7		3.1		3.6		4.2		ns
$f_{HMAX}$	Maximum Frequency		350		320		280		240	MHz
<b>Routed Array Clock Networks</b>										
$t_{RCKH}$	Input LOW to HIGH (light load) (pad to R-Cell input)		2.4		2.7		3.0		3.5	ns
$t_{RCKL}$	Input HIGH to LOW (light load) (pad to R-Cell input)		2.4		2.7		3.1		3.6	ns
$t_{RCKH}$	Input LOW to HIGH (50% load) (pad to R-Cell input)		2.7		3.0		3.5		4.1	ns
$t_{RCKL}$	Input HIGH to LOW (50% load) (pad to R-Cell input)		2.7		3.1		3.6		4.2	ns
$t_{RCKH}$	Input LOW to HIGH (100% load) (pad to R-Cell input)		2.7		3.1		3.5		4.1	ns
$t_{RCKL}$	Input HIGH to LOW (100% load) (pad to R-Cell input)		2.8		3.2		3.6		4.3	ns
$t_{RPWH}$	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
$t_{RPWL}$	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
$t_{RCKSW}$	Maximum Skew (light load)		0.85		0.98		1.1		1.3	ns
$t_{RCKSW}$	Maximum Skew (50% load)		1.23		1.4		1.6		1.9	ns
$t_{RCKSW}$	Maximum Skew (100% load)		1.30		1.5		1.7		2.0	ns
<b>TTL Output Module Timing<sup>3</sup></b>										
$t_{DLH}$	Data-to-Pad LOW to HIGH		1.6		1.9		2.1		2.5	ns
$t_{DHL}$	Data-to-Pad HIGH to LOW		1.6		1.9		2.1		2.5	ns
$t_{ENZL}$	Enable-to-Pad, Z to L		2.1		2.4		2.8		3.2	ns
$t_{ENZH}$	Enable-to-Pad, Z to H		2.3		2.7		3.1		3.6	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z		1.4		1.7		1.9		2.2	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z		1.3		1.5		1.7		2.0	ns

**Note:**

- For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- Delays based on 35 pF loading, except  $t_{ENLZ}$  and  $t_{ENZH}$ . For  $t_{ENLZ}$  and  $t_{ENZH}$  the loading is 5 pF.




---

# Package Pin Assignments

---

## 84-Pin PLCC

---



---

Figure 2-1 • 84-Pin PLCC (Top View)

### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

<b>208-Pin PQFP</b>			
<b>Pin Number</b>	<b>A54SX08 Function</b>	<b>A54SX16, A54SX16P Function</b>	<b>A54SX32 Function</b>
145	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
146	GND	GND	GND
147	I/O	I/O	I/O
148	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
149	I/O	I/O	I/O
150	I/O	I/O	I/O
151	I/O	I/O	I/O
152	I/O	I/O	I/O
153	I/O	I/O	I/O
154	I/O	I/O	I/O
155	NC	I/O	I/O
156	NC	I/O	I/O
157	GND	GND	GND
158	I/O	I/O	I/O
159	I/O	I/O	I/O
160	I/O	I/O	I/O
161	I/O	I/O	I/O
162	I/O	I/O	I/O
163	I/O	I/O	I/O
164	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
165	I/O	I/O	I/O
166	I/O	I/O	I/O
167	NC	I/O	I/O
168	I/O	I/O	I/O
169	I/O	I/O	I/O
170	NC	I/O	I/O
171	I/O	I/O	I/O
172	I/O	I/O	I/O
173	NC	I/O	I/O
174	I/O	I/O	I/O
175	I/O	I/O	I/O
176	NC	I/O	I/O
177	I/O	I/O	I/O
178	I/O	I/O	I/O
179	I/O	I/O	I/O
180	CLKA	CLKA	CLKA

<b>208-Pin PQFP</b>			
<b>Pin Number</b>	<b>A54SX08 Function</b>	<b>A54SX16, A54SX16P Function</b>	<b>A54SX32 Function</b>
181	CLKB	CLKB	CLKB
182	V <sub>CCR</sub>	V <sub>CCR</sub>	V <sub>CCR</sub>
183	GND	GND	GND
184	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
185	GND	GND	GND
186	PRA, I/O	PRA, I/O	PRA, I/O
187	I/O	I/O	I/O
188	I/O	I/O	I/O
189	NC	I/O	I/O
190	I/O	I/O	I/O
191	I/O	I/O	I/O
192	NC	I/O	I/O
193	I/O	I/O	I/O
194	I/O	I/O	I/O
195	NC	I/O	I/O
196	I/O	I/O	I/O
197	I/O	I/O	I/O
198	NC	I/O	I/O
199	I/O	I/O	I/O
200	I/O	I/O	I/O
201	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
202	NC	I/O	I/O
203	NC	I/O	I/O
204	I/O	I/O	I/O
205	NC	I/O	I/O
206	I/O	I/O	I/O
207	I/O	I/O	I/O
208	TCK, I/O	TCK, I/O	TCK, I/O

**Note:** \* Note that Pin 65 in the A54SX32—PQ208 is a no connect (NC).

## 144-Pin TQFP




Figure 2-3 • 144-Pin TQFP (Top View)

### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

## 176-Pin TQFP




Figure 2-4 • 176-Pin TQFP (Top View)

### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

<b>176-Pin TQFP</b>			
<b>Pin Number</b>	<b>A54SX08 Function</b>	<b>A54SX16, A54SX16P Function</b>	<b>A54SX32 Function</b>
69	HCLK	HCLK	HCLK
70	I/O	I/O	I/O
71	I/O	I/O	I/O
72	I/O	I/O	I/O
73	I/O	I/O	I/O
74	I/O	I/O	I/O
75	I/O	I/O	I/O
76	I/O	I/O	I/O
77	I/O	I/O	I/O
78	I/O	I/O	I/O
79	NC	I/O	I/O
80	I/O	I/O	I/O
81	NC	I/O	I/O
82	V <sub>CC1</sub>	V <sub>CC1</sub>	V <sub>CC1</sub>
83	I/O	I/O	I/O
84	I/O	I/O	I/O
85	I/O	I/O	I/O
86	I/O	I/O	I/O
87	TDO, I/O	TDO, I/O	TDO, I/O
88	I/O	I/O	I/O
89	GND	GND	GND
90	NC	I/O	I/O
91	NC	I/O	I/O
92	I/O	I/O	I/O
93	I/O	I/O	I/O
94	I/O	I/O	I/O
95	I/O	I/O	I/O
96	I/O	I/O	I/O
97	I/O	I/O	I/O
98	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
99	V <sub>CC1</sub>	V <sub>CC1</sub>	V <sub>CC1</sub>
100	I/O	I/O	I/O
101	I/O	I/O	I/O
102	I/O	I/O	I/O

<b>176-Pin TQFP</b>			
<b>Pin Number</b>	<b>A54SX08 Function</b>	<b>A54SX16, A54SX16P Function</b>	<b>A54SX32 Function</b>
103	I/O	I/O	I/O
104	I/O	I/O	I/O
105	I/O	I/O	I/O
106	I/O	I/O	I/O
107	I/O	I/O	I/O
108	GND	GND	GND
109	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
110	GND	GND	GND
111	I/O	I/O	I/O
112	I/O	I/O	I/O
113	I/O	I/O	I/O
114	I/O	I/O	I/O
115	I/O	I/O	I/O
116	I/O	I/O	I/O
117	I/O	I/O	I/O
118	NC	I/O	I/O
119	I/O	I/O	I/O
120	NC	I/O	I/O
121	NC	I/O	I/O
122	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
123	GND	GND	GND
124	V <sub>CC1</sub>	V <sub>CC1</sub>	V <sub>CC1</sub>
125	I/O	I/O	I/O
126	I/O	I/O	I/O
127	I/O	I/O	I/O
128	I/O	I/O	I/O
129	I/O	I/O	I/O
130	I/O	I/O	I/O
131	NC	I/O	I/O
132	NC	I/O	I/O
133	GND	GND	GND
134	I/O	I/O	I/O
135	I/O	I/O	I/O
136	I/O	I/O	I/O

100-Pin VQFP		
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function
1	GND	GND
2	TDI, I/O	TDI, I/O
3	I/O	I/O
4	I/O	I/O
5	I/O	I/O
6	I/O	I/O
7	TMS	TMS
8	V <sub>CCI</sub>	V <sub>CCI</sub>
9	GND	GND
10	I/O	I/O
11	I/O	I/O
12	I/O	I/O
13	I/O	I/O
14	I/O	I/O
15	I/O	I/O
16	I/O	I/O
17	I/O	I/O
18	I/O	I/O
19	I/O	I/O
20	V <sub>CCI</sub>	V <sub>CCI</sub>
21	I/O	I/O
22	I/O	I/O
23	I/O	I/O
24	I/O	I/O
25	I/O	I/O
26	I/O	I/O
27	I/O	I/O
28	I/O	I/O
29	I/O	I/O
30	I/O	I/O
31	I/O	I/O
32	I/O	I/O
33	I/O	I/O
34	PRB, I/O	PRB, I/O

100-Pin VQFP		
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function
35	V <sub>CCA</sub>	V <sub>CCA</sub>
36	GND	GND
37	V <sub>CCR</sub>	V <sub>CCR</sub>
38	I/O	I/O
39	HCLK	HCLK
40	I/O	I/O
41	I/O	I/O
42	I/O	I/O
43	I/O	I/O
44	V <sub>CCI</sub>	V <sub>CCI</sub>
45	I/O	I/O
46	I/O	I/O
47	I/O	I/O
48	I/O	I/O
49	TDO, I/O	TDO, I/O
50	I/O	I/O
51	GND	GND
52	I/O	I/O
53	I/O	I/O
54	I/O	I/O
55	I/O	I/O
56	I/O	I/O
57	V <sub>CCA</sub>	V <sub>CCA</sub>
58	V <sub>CCI</sub>	V <sub>CCI</sub>
59	I/O	I/O
60	I/O	I/O
61	I/O	I/O
62	I/O	I/O
63	I/O	I/O
64	I/O	I/O
65	I/O	I/O
66	I/O	I/O
67	V <sub>CCA</sub>	V <sub>CCA</sub>
68	GND	GND

100-Pin VQFP		
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function
69	GND	GND
70	I/O	I/O
71	I/O	I/O
72	I/O	I/O
73	I/O	I/O
74	I/O	I/O
75	I/O	I/O
76	I/O	I/O
77	I/O	I/O
78	I/O	I/O
79	I/O	I/O
80	I/O	I/O
81	I/O	I/O
82	V <sub>CCI</sub>	V <sub>CCI</sub>
83	I/O	I/O
84	I/O	I/O
85	I/O	I/O
86	I/O	I/O
87	CLKA	CLKA
88	CLKB	CLKB
89	V <sub>CCR</sub>	V <sub>CCR</sub>
90	V <sub>CCA</sub>	V <sub>CCA</sub>
91	GND	GND
92	PRA, I/O	PRA, I/O
93	I/O	I/O
94	I/O	I/O
95	I/O	I/O
96	I/O	I/O
97	I/O	I/O
98	I/O	I/O
99	I/O	I/O
100	TCK, I/O	TCK, I/O

## 313-Pin PBGA




Figure 2-6 • 313-Pin PBGA (Top View)

### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

## 144-Pin FBGA




Figure 2-8 • 144-Pin FBGA (Top View)

### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at <http://www.actel.com/products/rescenter/package/index.html>.