

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	1452
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	147
Number of Gates	24000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	176-LQFP
Supplier Device Package	176-TQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a54sx16-tq176

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

SX Family FPGAs	
General Description	1-1
SX Family Architecture	1-1
Programming	1-7
3.3 V / 5 V Operating Conditions	1-7
PCI Compliance for the SX Family	1-9
A54SX16P AC Specifications for (PCI Operation)	. 1-10
A54SX16P DC Specifications (3.3 V PCI Operation)	. 1-12
A54SX16P AC Specifications (3.3 V PCI Operation)	. 1-13
Power-Up Sequencing	. 1-15
Power-Down Sequencing	. 1-15
Evaluating Power in SX Devices	. 1-16
SX Timing Model	. 1-21
Timing Characteristics	. 1-23
Package Pin Assignments	
84-Pin PLCC	2-1
208-Pin PQFP	2-3
144-Pin TQFP	2-7
176-Pin TQFP	. 2-10
100-Pin VQFP	. 2-14
313-Pin PBGA	. 2-16
329-Pin PBGA	. 2-19
144-Pin FBGA	. 2-23
Datasheet Information	
List of Changes	3-1
Datasheet Categories	3-1
International Traffic in Arms Regulations (ITAR) and Export Administration	
Regulations (FAR)	3-1

General Description

The Actel SX family of FPGAs features a sea-of-modules architecture that delivers device performance and integration levels not currently achieved by any other FPGA architecture. SX devices greatly simplify design time, enable dramatic reductions in design costs and power consumption, and further decrease time to market for performance-intensive applications.

The Actel SX architecture features two types of logic modules, the combinatorial cell (C-cell) and the register cell (R-cell), each optimized for fast and efficient mapping of synthesized logic functions. The routing and interconnect resources are in the metal layers above the logic modules, providing optimal use of silicon. This enables the entire floor of the device to be spanned with an uninterrupted grid of fine-grained, synthesis-friendly logic modules (or "sea-of-modules"), which reduces the distance signals have to travel between logic modules. To minimize signal propagation delay, SX devices employ both local and general routing resources. The high-speed local routing resources (DirectConnect and FastConnect) enable very fast local signal propagation that is optimal for fast counters, state machines, and datapath logic. The general system of segmented routing tracks allows any logic module in the array to be connected to any other logic or I/O module. Within this system, propagation delay is minimized by limiting the number of antifuse interconnect elements to five (90 percent of connections typically use only three antifuses). The unique local and general routing structure featured in SX devices gives fast and predictable performance, allows 100 percent pin-locking with full logic utilization, enables concurrent PCB development, reduces design time, and allows designers to achieve performance goals with minimum effort.

Further complementing SX's flexible routing structure is a hardwired, constantly loaded clock network that has been tuned to provide fast clock propagation with minimal clock skew. Additionally, the high performance of the internal logic has eliminated the need to embed latches or flip-flops in the I/O cells to achieve fast clock-to-out or fast input setup times. SX devices have easy to use I/O cells that do not require HDL instantiation, facilitating design reuse and reducing design and verification time.

SX Family Architecture

The SX family architecture was designed to satisfy nextgeneration performance and integration requirements for production-volume designs in a broad range of applications.

Programmable Interconnect Element

The SX family provides efficient use of silicon by locating the routing interconnect resources between the Metal 2 (M2) and Metal 3 (M3) layers (Figure 1-1 on page 1-2). This completely eliminates the channels of routing and interconnect resources between logic modules (as implemented on SRAM FPGAs and previous generations of antifuse FPGAs), and enables the entire floor of the device to be spanned with an uninterrupted grid of logic modules.

Interconnection between these logic modules is achieved using The Actel patented metal-to-metal programmable antifuse interconnect elements, which are embedded between the M2 and M3 layers. The antifuses are normally open circuit and, when programmed, form a permanent low-impedance connection.

The extremely small size of these interconnect elements gives the SX family abundant routing resources and provides excellent protection against design pirating. Reverse engineering is virtually impossible because it is extremely difficult to distinguish between programmed and unprogrammed antifuses, and there is no configuration bitstream to intercept.

Additionally, the interconnect elements (i.e., the antifuses and metal tracks) have lower capacitance and lower resistance than any other device of similar capacity, leading to the fastest signal propagation in the industry.

Logic Module Design

The SX family architecture is described as a "sea-of-modules" architecture because the entire floor of the device is covered with a grid of logic modules with virtually no chip area lost to interconnect elements or routing. The Actel SX family provides two types of logic modules, the register cell (R-cell) and the combinatorial cell (C-cell).

Boundary Scan Testing (BST)

All SX devices are IEEE 1149.1 compliant. SX devices offer superior diagnostic and testing capabilities by providing Boundary Scan Testing (BST) and probing capabilities. These functions are controlled through the special test pins in conjunction with the program fuse. The functionality of each pin is described in Table 1-2. In the dedicated test mode, TCK, TDI, and TDO are dedicated pins and cannot be used as regular I/Os. In flexible mode, TMS should be set HIGH through a pull-up resistor of $10 \text{ k}\Omega$. TMS can be pulled LOW to initiate the test sequence.

The program fuse determines whether the device is in dedicated or flexible mode. The default (fuse not blown) is flexible mode.

Table 1-2 • Boundary Scan Pin Functionality

Program Fuse Blown (Dedicated Test Mode)	Program Fuse Not Blown (Flexible Mode)					
TCK, TDI, TDO are dedicated BST pins.	TCK, TDI, TDO are flexible and may be used as I/Os.					
No need for pull-up resistor for TMS	Use a pull-up resistor of 10 k Ω on TMS.					

Dedicated Test Mode

In Dedicated mode, all JTAG pins are reserved for BST; designers cannot use them as regular I/Os. An internal pull-up resistor is automatically enabled on both TMS and TDI pins, and the TMS pin will function as defined in the IEEE 1149.1 (JTAG) specification.

To select Dedicated mode, users need to reserve the JTAG pins in Actel's Designer software by checking the "Reserve JTAG" box in "Device Selection Wizard" (Figure 1-7). JTAG pins comply with LVTTL/TTL I/O specification regardless of whether they are used as a user I/O or a JTAG I/O. Refer to the Table 1-5 on page 1-8 for detailed specifications.

Figure 1-7 • Device Selection Wizard

Development Tool Support

The SX family of FPGAs is fully supported by both the Actel Libero® Integrated Design Environment (IDE) and Designer FPGA Development software. Actel Libero IDE is a design management environment, seamlessly integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes Synplify® for Actel from Synplicity[®], ViewDraw[®] for Actel from Mentor Graphics[®], ModelSim[®] HDL Simulator from Mentor Graphics, WaveFormer Lite™ SynaptiCAD™, and Designer software from Actel. Refer to the Libero IDE flow diagram (located on the Actel website) for more information.

Actel Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can select and lock package pins while only minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators, and the simulation results can be cross-probed with Silicon Explorer II, Actel integrated verification and logic analysis tool. Another tool included in the Designer software is the SmartGen core generator, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design. Actel Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synplicity, Synopsys[®], and Cadence® Design Systems. The Designer software is available for both the Windows® and UNIX® operating systems.

Probe Circuit Control Pins

The Silicon Explorer II tool uses the boundary scan ports (TDI, TCK, TMS, and TDO) to select the desired nets for verification. The selected internal nets are assigned to the PRA/PRB pins for observation. Figure 1-8 on page 1-7 illustrates the interconnection between Silicon Explorer II and the FPGA to perform in-circuit verification.

Design Considerations

The TDI, TCK, TDO, PRA, and PRB pins should not be used as input or bidirectional ports. Because these pins are active during probing, critical signals input through these pins are not available while probing. In addition, the Security Fuse should not be programmed because doing so disables the Probe Circuitry.

1-6 v3.2



PCI Compliance for the SX Family

The SX family supports 3.3 V and 5.0 V PCI and is compliant with the PCI Local Bus Specification Rev. 2.1.

Table 1-6 • A54SX16P DC Specifications (5.0 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
V_{CCA}	Supply Voltage for Array		3.0	3.6	V
V_{CCR}	Supply Voltage required for Internal Biasing		4.75	5.25	V
V_{CCI}	Supply Voltage for I/Os		4.75	5.25	V
V _{IH}	Input High Voltage ¹		2.0	V _{CC} + 0.5	V
V _{IL}	Input Low Voltage ¹		-0.5	0.8	V
I _{IH}	Input High Leakage Current	$V_{IN} = 2.7$		70	μΑ
I _{IL}	Input Low Leakage Current	$V_{IN} = 0.5$		-70	μΑ
V _{OH}	Output High Voltage	$I_{OUT} = -2 \text{ mA}$	2.4		V
V _{OL}	Output Low Voltage ²	I _{OUT} = 3 mA, 6 mA		0.55	V
C _{IN}	Input Pin Capacitance ³			10	рF
C _{CLK}	CLK Pin Capacitance		5	12	рF
C _{IDSEL}	IDSEL Pin Capacitance ⁴			8	pF

Notes:

- 1. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.
- 2. Signals without pull-up resistors must have 3 mA low output current. Signals requiring pull-up must have 6 mA; the latter include, FRAME#, IRDY#, TRDY#, DEVSEL#, STOP#, SERR#, PERR#, LOCK#, and, when used, AD[63::32], C/BE[7::4]#, PAR64, REQ64#, and ACK64#.
- 3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).
- 4. Lower capacitance on this input-only pin allows for non-resistive coupling to AD[xx].

A54SX16P DC Specifications (3.3 V PCI Operation)

Table 1-8 • A54SX16P DC Specifications (3.3 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
V_{CCA}	Supply Voltage for Array		3.0	3.6	V
V_{CCR}	Supply Voltage required for Internal Biasing		3.0	3.6	V
V_{CCI}	Supply Voltage for I/Os		3.0	3.6	V
V_{IH}	Input High Voltage		0.5V _{CC}	$V_{CC} + 0.5$	V
V_{IL}	Input Low Voltage		-0.5	0.3V _{CC}	V
I _{IPU}	Input Pull-up Voltage ¹		0.7V _{CC}		V
I _{IL}	Input Leakage Current ²	$0 < V_{IN} < V_{CC}$		±10	μΑ
V_{OH}	Output High Voltage	I _{OUT} = -500 μA	0.9V _{CC}		V
V_{OL}	Output Low Voltage	I _{OUT} = 1500 μA		0.1V _{CC}	V
C _{IN}	Input Pin Capacitance ³			10	pF
C _{CLK}	CLK Pin Capacitance		5	12	pF
C _{IDSEL}	IDSEL Pin Capacitance ⁴			8	pF

Notes:

- 1. This specification should be guaranteed by design. It is the minimum voltage to which pull-up resistors are calculated to pull a floated network. Applications sensitive to static power utilization should assure that the input buffer is conducting minimum current at this input voltage.
- 2. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.
- 3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).
- 4. Lower capacitance on this input-only pin allows for non-resistive coupling to AD[xx].

1-12 v3.2

Register Cell Timing Characteristics




Figure 1-17 • Flip-Flops

Timing Characteristics

Timing characteristics for SX devices fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all SX family members. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design is complete. Delay values may then be determined by using the DirectTime Analyzer utility or performing simulation with post-layout delays.

Critical Nets and Typical Nets

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most time-critical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to 6% of the nets in a design may be designated as critical, while 90% of the nets in a design are typical.

Long Tracks

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes five antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically up to 6 percent of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 8.4 ns delay. This additional delay is represented statistically in higher fanout (FO = 24) routing delays in the datasheet specifications section.

Timing Derating

SX devices are manufactured in a CMOS process. Therefore, device performance varies according to temperature, voltage, and process variations. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.

A54SX08 Timing Characteristics

Table 1-17 • A54SX08 Timing Characteristics (Worst-Case Commercial Conditions, V_{CCR} = 4.75 V, V_{CCA}, V_{CCI} = 3.0 V, T_J = 70°C)

		'-3' !	Speed	'-2' 9	peed	'-1' !	Speed	'Std'	Speed	
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
C-Cell Propagation Delays ¹										
t _{PD}	Internal Array Module		0.6		0.7		8.0		0.9	ns
Predicted R	Routing Delays ²									
t _{DC}	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t_{FC}	FO = 1 Routing Delay, Fast Connect		0.3		0.4		0.4		0.5	ns
t _{RD1}	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t _{RD2}	FO = 2 Routing Delay		0.6		0.7		8.0		0.9	ns
t _{RD3}	FO = 3 Routing Delay		8.0		0.9		1.0		1.2	ns
t _{RD4}	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t _{RD8}	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t _{RD12}	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns
R-Cell Timi	ng									
t _{RCO}	Sequential Clock-to-Q		8.0		1.1		1.2		1.4	ns
t_{CLR}	Asynchronous Clear-to-Q		0.5		0.6		0.7		8.0	ns
t _{PRESET}	Asynchronous Preset-to-Q		0.7		8.0		0.9		1.0	ns
t_{SUD}	Flip-Flop Data Input Set-Up	0.5		0.5		0.7		0.8		ns
t_{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t _{WASYN}	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
Input Mod	ule Propagation Delays									
t _{INYH}	Input Data Pad-to-Y HIGH		1.5		1.7		1.9		2.2	ns
t _{INYL}	Input Data Pad-to-Y LOW		1.5		1.7		1.9		2.2	ns
Input Mod	ule Predicted Routing Delays ²									
t _{IRD1}	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t _{IRD2}	FO = 2 Routing Delay		0.6		0.7		8.0		0.9	ns
t _{IRD3}	FO = 3 Routing Delay		0.8		0.9		1.0		1.2	ns
t _{IRD4}	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t _{IRD8}	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t _{IRD12}	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns

Note:

1-24 v3.2

^{1.} For dual-module macros, use t_{PD} + t_{RD1} + t_{PDn} , t_{RCO} + t_{RD1} + t_{PDn} , or t_{PD1} + t_{RD1} + t_{SUD} , whichever is appropriate.

^{2.} Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

A54SX16 Timing Characteristics

Table 1-18 • A54SX16 Timing Characteristics (Worst-Case Commercial Conditions, V_{CCR} = 4.75 V, V_{CCA}, V_{CCI} = 3.0 V, T_J = 70°C)

	(Froise case commercial conditions, t		Speed		Speed	'-1' \$	Speed	'Std'	Speed	
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Max.	Min.	Мах.	Units
C-Cell Propagation Delays ¹										
t _{PD}	Internal Array Module		0.6		0.7		8.0		0.9	ns
Predicted R	outing Delays ²									
t _{DC}	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t _{FC}	FO = 1 Routing Delay, Fast Connect		0.3		0.4		0.4		0.5	ns
t _{RD1}	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t _{RD2}	FO = 2 Routing Delay		0.6		0.7		8.0		0.9	ns
t _{RD3}	FO = 3 Routing Delay		8.0		0.9		1.0		1.2	ns
t _{RD4}	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t _{RD8}	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t _{RD12}	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns
R-Cell Timir	ıg									
t _{RCO}	Sequential Clock-to-Q		8.0		1.1		1.2		1.4	ns
t _{CLR}	Asynchronous Clear-to-Q		0.5		0.6		0.7		8.0	ns
t _{PRESET}	Asynchronous Preset-to-Q		0.7		8.0		0.9		1.0	ns
t _{SUD}	Flip-Flop Data Input Set-Up	0.5		0.5		0.7		8.0		ns
t _{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t _{WASYN}	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
Input Modu	ile Propagation Delays									
t _{INYH}	Input Data Pad-to-Y HIGH		1.5		1.7		1.9		2.2	ns
t _{INYL}	Input Data Pad-to-Y LOW		1.5		1.7		1.9		2.2	ns
Predicted Ir	nput Routing Delays ²									
t _{IRD1}	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t _{IRD2}	FO = 2 Routing Delay		0.6		0.7		8.0		0.9	ns
t _{IRD3}	FO = 3 Routing Delay		8.0		0.9		1.0		1.2	ns
t _{IRD4}	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t _{IRD8}	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t _{IRD12}	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns

Notes:

- 1. For dual-module macros, use $t_{PD}+t_{RD1}+t_{PDn},\ t_{RCO}+t_{RD1}+t_{PDn},\ or\ t_{PD1}+t_{RD1}+t_{SUD},\ whichever\ is\ appropriate.$
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 35 pF loading, except t_{ENZL} and t_{ENZH} . For t_{ENZL} and t_{ENZH} , the loading is 5 pF.

1-26 v3.2



Table 1-19 • A54SX16P Timing Characteristics (Continued) (Worst-Case Commercial Conditions, V_{CCR} = 4.75 V, V_{CCA},V_{CCI} = 3.0 V, T_J = 70°C)

		'-3' \$	peed	'-2' \$	Speed	'-1' \$	Speed	'Std'	Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Мах.	Units
Dedicated (Hardwired) Array Clock Network										
t _{HCKH}	Input LOW to HIGH (pad to R-Cell input)		1.2		1.4		1.5		1.8	ns
t _{HCKL}	Input HIGH to LOW (pad to R-Cell input)		1.2		1.4		1.6		1.9	ns
t _{HPWH}	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
t _{HPWL}	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
t _{HCKSW}	Maximum Skew		0.2		0.2		0.3		0.3	ns
t _{HP}	Minimum Period	2.7		3.1		3.6		4.2		ns
f _{HMAX}	Maximum Frequency		350		320		280		240	MHz
Routed Arra	ay Clock Networks									
t _{RCKH}	Input LOW to HIGH (light load) (pad to R-Cell input)		1.6		1.8		2.1		2.5	ns
t _{RCKL}	Input HIGH to LOW (Light Load) (pad to R-Cell input)		1.8		2.0		2.3		2.7	ns
t _{RCKH}	Input LOW to HIGH (50% load) (pad to R-Cell input)		1.8		2.1		2.5		2.8	ns
t _{RCKL}	Input HIGH to LOW (50% load) (pad to R-Cell input)		2.0		2.2		2.5		3.0	ns
t _{RCKH}	Input LOW to HIGH (100% load) (pad to R-Cell input)		1.8		2.1		2.4		2.8	ns
t _{RCKL}	Input HIGH to LOW (100% load) (pad to R-Cell input)		2.0		2.2		2.5		3.0	ns
t _{RPWH}	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
t _{RPWL}	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
t _{RCKSW}	Maximum Skew (light load)		0.5		0.5		0.5		0.7	ns
t _{RCKSW}	Maximum Skew (50% load)		0.5		0.6		0.7		8.0	ns
t _{RCKSW}	Maximum Skew (100% load)		0.5		0.6		0.7		8.0	ns
TTL Output	Module Timing									
t _{DLH}	Data-to-Pad LOW to HIGH		2.4		2.8		3.1		3.7	ns
t _{DHL}	Data-to-Pad HIGH to LOW		2.3		2.9		3.2		3.8	ns
t _{ENZL}	Enable-to-Pad, Z to L		3.0		3.4		3.9		4.6	ns
t _{ENZH}	Enable-to-Pad, Z to H		3.3		3.8		4.3		5.0	ns
t _{ENLZ}	Enable-to-Pad, L to Z		2.3		2.7		3.0		3.5	ns
t _{ENHZ}	Enable-to-Pad, H to Z		2.8		3.2		3.7		4.3	ns

Note:

- 1. For dual-module macros, use t_{PD} + t_{RD1} + t_{PDn} , t_{RCO} + t_{RD1} + t_{PDn} , or t_{PD1} + t_{RD1} + t_{SUD} , whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- 3. Delays based on 10 pF loading.

Table 1-19 • A54SX16P Timing Characteristics (Continued)
(Worst-Case Commercial Conditions, V_{CCR} = 4.75 V, V_{CCA},V_{CCI} = 3.0 V, T_J = 70°C)

		'-3' S	peed	'-2' \$	peed	'-1' \$	peed	'Std'	Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Мах.	Units
TTL/PCI Out	put Module Timing									
t _{DLH}	Data-to-Pad LOW to HIGH		1.5		1.7		2.0		2.3	ns
t _{DHL}	Data-to-Pad HIGH to LOW		1.9		2.2		2.4		2.9	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.3		2.6		3.0		3.5	ns
t _{ENZH}	Enable-to-Pad, Z to H		1.5		1.7		1.9		2.3	ns
t _{ENLZ}	Enable-to-Pad, L to Z		2.7		3.1		3.5		4.1	ns
t _{ENHZ}	Enable-to-Pad, H to Z		2.9		3.3		3.7		4.4	ns
PCI Output	Module Timing ³									
t _{DLH}	Data-to-Pad LOW to HIGH		1.8		2.0		2.3		2.7	ns
t _{DHL}	Data-to-Pad HIGH to LOW		1.7		2.0		2.2		2.6	ns
t _{ENZL}	Enable-to-Pad, Z to L		0.8		1.0		1.1		1.3	ns
t _{ENZH}	Enable-to-Pad, Z to H		1.2		1.2		1.5		1.8	ns
t _{ENLZ}	Enable-to-Pad, L to Z		1.0		1.1		1.3		1.5	ns
t _{ENHZ}	Enable-to-Pad, H to Z		1.1		1.3		1.5		1.7	ns
TTL Output	Module Timing									
t _{DLH}	Data-to-Pad LOW to HIGH		2.1		2.5		2.8		3.3	ns
t _{DHL}	Data-to-Pad HIGH to LOW		2.0		2.3		2.6		3.1	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.5		2.9		3.2		3.8	ns
t _{ENZH}	Enable-to-Pad, Z to H		3.0		3.5		3.9		4.6	ns
t _{ENLZ}	Enable-to-Pad, L to Z		2.3		2.7		3.1		3.6	ns
t _{ENHZ}	Enable-to-Pad, H to Z		2.9		3.3		3.7		4.4	ns

Note:

- 1. For dual-module macros, use $t_{PD}+t_{RD1}+t_{PDn},\ t_{RCO}+t_{RD1}+t_{PDn},\ or\ t_{PD1}+t_{RD1}+t_{SUD},\ whichever\ is\ appropriate.$
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 10 pF loading.

1-30 v3.2



A54SX32 Timing Characteristics

Table 1-20 • A54SX32 Timing Characteristics (Worst-Case Commercial Conditions, V_{CCR}= 4.75 V, V_{CCA}, V_{CCI} = 3.0 V, T_J = 70°C)

		'-3' !	Speed	'-2' \$	Speed	'-1' \$	Speed	'Std'	Speed	
Parameter	Description	Min.	Max.	Min.	Мах.	Min.	Max.	Min.	Мах.	Units
C-Cell Propagation Delays ¹										
t _{PD}	Internal Array Module		0.6		0.7		8.0		0.9	ns
Predicted F	Routing Delays ²									
t _{DC}	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t_{FC}	FO = 1 Routing Delay, Fast Connect		0.3		0.4		0.4		0.5	ns
t _{RD1}	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t _{RD2}	FO = 2 Routing Delay		0.7		8.0		0.9		1.0	ns
t _{RD3}	FO = 3 Routing Delay		1.0		1.2		1.4		1.6	ns
t _{RD4}	FO = 4 Routing Delay		1.4		1.6		1.8		2.1	ns
t _{RD8}	FO = 8 Routing Delay		2.7		3.1		3.5		4.1	ns
t _{RD12}	FO = 12 Routing Delay		4.0		4.7		5.3		6.2	ns
R-Cell Timi	ng									
t _{RCO}	Sequential Clock-to-Q		0.8		1.1		1.3		1.4	ns
t_{CLR}	Asynchronous Clear-to-Q		0.5		0.6		0.7		8.0	ns
t _{PRESET}	Asynchronous Preset-to-Q		0.7		8.0		0.9		1.0	ns
t_{SUD}	Flip-Flop Data Input Set-Up	0.5		0.6		0.7		0.8		ns
t_{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t _{WASYN}	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
Input Mode	ule Propagation Delays									
t _{INYH}	Input Data Pad-to-Y HIGH		1.5		1.7		1.9		2.2	ns
t_{INYL}	Input Data Pad-to-Y LOW		1.5		1.7		1.9		2.2	ns
Predicted I	nput Routing Delays ²									
t _{IRD1}	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t _{IRD2}	FO = 2 Routing Delay		0.7		8.0		0.9		1.0	ns
t _{IRD3}	FO = 3 Routing Delay		1.0		1.2		1.4		1.6	ns
t _{IRD4}	FO = 4 Routing Delay		1.4		1.6		1.8		2.1	ns
t _{IRD8}	FO = 8 Routing Delay		2.7		3.1		3.5		4.1	ns
t _{IRD12}	FO = 12 Routing Delay		4.0		4.7		5.3		6.2	ns

Note:

- 1. For dual-module macros, use t_{PD} + t_{RD1} + t_{PDn_r} t_{RCO} + t_{RD1} + t_{PDn_r} or t_{PD1} + t_{RD1} + t_{SUD} , whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- 3. Delays based on 35 pF loading, except t_{ENZL} and t_{ENZH} . For t_{ENZL} and t_{ENZH} the loading is 5 pF.

208-Pin PQFP								
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function					
1	GND	GND	GND					
2	TDI, I/O	TDI, I/O	TDI, I/O					
3	I/O	1/0	I/O					
4	NC	1/0	I/O					
5	I/O	1/0	I/O					
6	NC	1/0	I/O					
7	I/O	1/0	I/O					
8	I/O	1/0	I/O					
9	I/O	1/0	I/O					
10	I/O	1/0	I/O					
11	TMS	TMS	TMS					
12	V _{CCI}	V _{CCI}	V _{CCI}					
13	I/O	1/0	I/O					
14	NC	1/0	I/O					
15	I/O	I/O	I/O					
16	I/O	I/O	I/O					
17	NC	1/0	I/O					
18	I/O	1/0	I/O					
19	I/O	1/0	I/O					
20	NC	1/0	I/O					
21	I/O	I/O	I/O					
22	I/O	I/O	I/O					
23	NC	I/O	I/O					
24	I/O	I/O	I/O					
25	V_{CCR}	V_{CCR}	V_{CCR}					
26	GND	GND	GND					
27	V_{CCA}	V _{CCA}	V_{CCA}					
28	GND	GND	GND					
29	I/O	1/0	I/O					
30	I/O	1/0	I/O					
31	NC	1/0	I/O					
32	I/O	I/O	I/O					
33	I/O	I/O	I/O					
34	I/O	I/O	I/O					
35	NC	I/O	I/O					
36	I/O	I/O	I/O					

208-Pin PQFP									
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function						
37	I/O	I/O	I/O						
38	I/O	I/O	I/O						
39	NC	I/O	I/O						
40	V _{CCI}	V _{CCI}	V _{CCI}						
41	V_{CCA}	V_{CCA}	V_{CCA}						
42	I/O	I/O	I/O						
43	I/O	I/O	I/O						
44	I/O	I/O	I/O						
45	I/O	I/O	I/O						
46	I/O	I/O	I/O						
47	I/O	I/O	I/O						
48	NC	I/O	I/O						
49	I/O	I/O	I/O						
50	NC	I/O	I/O						
51	I/O	I/O	I/O						
52	GND	GND	GND						
53	I/O	1/0	I/O						
54	I/O	1/0	I/O						
55	I/O	I/O	I/O						
56	I/O	I/O	I/O						
57	I/O	I/O	I/O						
58	I/O	I/O	I/O						
59	I/O	I/O	I/O						
60	V _{CCI}	V _{CCI}	V _{CCI}						
61	NC	I/O	I/O						
62	I/O	I/O	I/O						
63	I/O	I/O	I/O						
64	NC	I/O	I/O						
65*	I/O	I/O	NC*						
66	I/O	I/O	I/O						
67	NC	I/O	I/O						
68	I/O	I/O	I/O						
69	I/O	I/O	I/O						
70	NC	I/O	I/O						
71	I/O	I/O	I/O						
72	I/O	I/O	I/O						

Note: * Note that Pin 65 in the A54SX32—PQ208 is a no connect (NC).

2-4 v3.2



208-Pin PQFP			
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function
73	NC	I/O	I/O
74	I/O	I/O	I/O
75	NC	I/O	I/O
76	PRB, I/O	PRB, I/O	PRB, I/O
77	GND	GND	GND
78	V_{CCA}	V_{CCA}	V_{CCA}
79	GND	GND	GND
80	V_{CCR}	V_{CCR}	V_{CCR}
81	I/O	I/O	I/O
82	HCLK	HCLK	HCLK
83	I/O	I/O	I/O
84	I/O	I/O	I/O
85	NC	I/O	I/O
86	I/O	I/O	I/O
87	I/O	I/O	I/O
88	NC	I/O	I/O
89	I/O	1/0	I/O
90	I/O	I/O	I/O
91	NC	I/O	I/O
92	I/O	I/O	I/O
93	I/O	I/O	I/O
94	NC	I/O	I/O
95	I/O	I/O	I/O
96	I/O	I/O	I/O
97	NC	I/O	I/O
98	V _{CCI}	V _{CCI}	V _{CCI}
99	I/O	I/O	I/O
100	I/O	I/O	I/O
101	I/O	I/O	I/O
102	I/O	I/O	I/O
103	TDO, I/O	TDO, I/O	TDO, I/O
104	I/O	I/O	I/O
105	GND	GND	GND
106	NC	1/0	I/O
107	I/O	1/0	I/O
108	NC	1/0	I/O

208-Pin PQFP			
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function
109	I/O	I/O	I/O
110	I/O	I/O	I/O
111	I/O	I/O	I/O
112	I/O	I/O	I/O
113	I/O	I/O	I/O
114	V_{CCA}	V_{CCA}	V_{CCA}
115	V _{CCI}	V _{CCI}	V _{CCI}
116	NC	I/O	1/0
117	I/O	I/O	I/O
118	I/O	I/O	I/O
119	NC	I/O	I/O
120	I/O	I/O	I/O
121	I/O	I/O	I/O
122	NC	1/0	1/0
123	I/O	I/O	I/O
124	I/O	1/0	I/O
125	NC	1/0	I/O
126	I/O	I/O	I/O
127	I/O	I/O	I/O
128	I/O	I/O	I/O
129	GND	GND	GND
130	V _{CCA}	V_{CCA}	V _{CCA}
131	GND	GND	GND
132	V_{CCR}	V_{CCR}	V_{CCR}
133	I/O	I/O	I/O
134	I/O	1/0	I/O
135	NC	1/0	I/O
136	I/O	1/0	I/O
137	I/O	1/0	I/O
138	NC	1/0	1/0
139	I/O	1/0	I/O
140	I/O	1/0	I/O
141	NC	1/0	I/O
142	I/O	1/0	I/O
143	NC	1/0	1/0
144	I/O	1/0	I/O

Note: * Note that Pin 65 in the A54SX32—PQ208 is a no connect (NC).

v3.2 2-5

	176-Pin TQFP			
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function	
69	HCLK	HCLK	HCLK	
70	I/O	I/O	I/O	
71	I/O	1/0	I/O	
72	I/O	I/O	I/O	
73	I/O	I/O	I/O	
74	I/O	I/O	I/O	
75	I/O	I/O	I/O	
76	I/O	I/O	I/O	
77	I/O	I/O	I/O	
78	I/O	I/O	I/O	
79	NC	1/0	I/O	
80	I/O	1/0	I/O	
81	NC	1/0	I/O	
82	V _{CCI}	V _{CCI}	V _{CCI}	
83	I/O	I/O	I/O	
84	I/O	I/O	I/O	
85	I/O	1/0	I/O	
86	I/O	1/0	I/O	
87	TDO, I/O	TDO, I/O	TDO, I/O	
88	I/O	I/O	I/O	
89	GND	GND	GND	
90	NC	1/0	I/O	
91	NC	I/O	I/O	
92	I/O	I/O	I/O	
93	I/O	1/0	I/O	
94	I/O	I/O	I/O	
95	I/O	I/O	I/O	
96	I/O	I/O	I/O	
97	I/O	I/O	I/O	
98	V_{CCA}	V _{CCA}	V_{CCA}	
99	V _{CCI}	V _{CCI}	V _{CCI}	
100	I/O	I/O	I/O	
101	I/O	I/O	I/O	
102	I/O	1/0	I/O	

	176-Pin TQFP			
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function	
103	1/0	1/0	I/O	
104	I/O	1/0	1/0	
105	I/O	1/0	I/O	
106	I/O	1/0	I/O	
107	I/O	I/O	1/0	
108	GND	GND	GND	
109	V_{CCA}	V_{CCA}	V_{CCA}	
110	GND	GND	GND	
111	I/O	I/O	1/0	
112	I/O	I/O	1/0	
113	I/O	I/O	1/0	
114	I/O	I/O	I/O	
115	I/O	I/O	1/0	
116	I/O	I/O	1/0	
117	I/O	I/O	I/O	
118	NC	I/O	1/0	
119	I/O	I/O	1/0	
120	NC	1/0	I/O	
121	NC	1/0	I/O	
122	V_{CCA}	V _{CCA}	V_{CCA}	
123	GND	GND	GND	
124	V _{CCI}	V _{CCI}	V _{CCI}	
125	I/O	I/O	1/0	
126	I/O	I/O	1/0	
127	I/O	I/O	1/0	
128	I/O	I/O	1/0	
129	I/O	I/O	1/0	
130	I/O	I/O	1/0	
131	NC	I/O	I/O	
132	NC	I/O	1/0	
133	GND	GND	GND	
134	I/O	I/O	I/O	
135	I/O	I/O	I/O	
136	I/O	1/0	I/O	

2-12 v3.2



	176-Pin TQFP			
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function	
137	I/O	1/0	1/0	
138	I/O	1/0	1/0	
139	I/O	1/0	1/0	
140	V_{CCI}	V _{CCI}	V _{CCI}	
141	I/O	1/0	1/0	
142	I/O	1/0	1/0	
143	I/O	1/0	1/0	
144	I/O	1/0	1/0	
145	I/O	1/0	1/0	
146	I/O	1/0	1/0	
147	I/O	1/0	1/0	
148	I/O	1/0	1/0	
149	I/O	1/0	1/0	
150	I/O	1/0	1/0	
151	I/O	1/0	1/0	
152	CLKA	CLKA	CLKA	
153	CLKB	CLKB	CLKB	
154	V_{CCR}	V_{CCR}	V_{CCR}	
155	GND	GND	GND	
156	V_{CCA}	V_{CCA}	V_{CCA}	

	176-Pin TQFP			
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function	
157	PRA, I/O	PRA, I/O	PRA, I/O	
158	1/0	I/O	1/0	
159	I/O	I/O	I/O	
160	I/O	I/O	I/O	
161	I/O	I/O	I/O	
162	I/O	I/O	I/O	
163	I/O	I/O	I/O	
164	I/O	I/O	1/0	
165	I/O	I/O	I/O	
166	I/O	I/O	I/O	
167	I/O	I/O	1/0	
168	NC	I/O	I/O	
169	V _{CCI}	V _{CCI}	V _{CCI}	
170	I/O	I/O	I/O	
171	NC	I/O	1/0	
172	NC	I/O	1/0	
173	NC	I/O	1/0	
174	I/O	I/O	1/0	
175	I/O	I/O	I/O	
176	TCK, I/O	TCK, I/O	TCK, I/O	

v3.2 2-13



100-Pin VQFP			
Pin Number	A545X08 Function	A54SX16, A54SX16P Function	
1	GND	GND	
2	TDI, I/O	TDI, I/O	
3	1/0	I/O	
4	1/0	1/0	
5	1/0	1/0	
6	1/0	I/O	
7	TMS	TMS	
8	V _{CCI}	V _{CCI}	
9	GND	GND	
10	1/0	1/0	
11	1/0	1/0	
12	I/O	1/0	
13	I/O	I/O	
14	I/O	I/O	
15	I/O	I/O	
16	I/O	I/O	
17	I/O	1/0	
18	I/O	1/0	
19	I/O	I/O	
20	V _{CCI}	V _{CCI}	
21	I/O	1/0	
22	I/O	1/0	
23	I/O	I/O	
24	I/O	1/0	
25	I/O	1/0	
26	I/O	I/O	
27	I/O	I/O	
28	1/0	1/0	
29	I/O	1/0	
30	I/O	1/0	
31	I/O	I/O	
32	I/O	I/O	
33	I/O	I/O	
34	PRB, I/O	PRB, I/O	

	100-Pin VQFP			
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function		
35	V_{CCA}	V_{CCA}		
36	GND	GND		
37	V_{CCR}	V_{CCR}		
38	1/0	I/O		
39	HCLK	HCLK		
40	1/0	I/O		
41	1/0	I/O		
42	1/0	I/O		
43	1/0	I/O		
44	V _{CCI}	V _{CCI}		
45	1/0	I/O		
46	1/0	I/O		
47	1/0	I/O		
48	1/0	I/O		
49	TDO, I/O	TDO, I/O		
50	1/0	I/O		
51	GND	GND		
52	1/0	I/O		
53	1/0	I/O		
54	1/0	I/O		
55	1/0	I/O		
56	I/O	I/O		
57	V_{CCA}	V_{CCA}		
58	V _{CCI}	V _{CCI}		
59	1/0	I/O		
60	I/O	I/O		
61	I/O	I/O		
62	I/O	I/O		
63	I/O	I/O		
64	I/O	I/O		
65	I/O	I/O		
66	I/O	I/O		
67	V _{CCA}	V _{CCA}		
68	GND	GND		

100-Pin VQFP		
Pin Number	A545X08 Function	A54SX16, A54SX16P Function
69	GND	GND
70	I/O	1/0
71	I/O	I/O
72	I/O	1/0
73	I/O	I/O
74	I/O	I/O
75	1/0	1/0
76	1/0	1/0
77	I/O	I/O
78	I/O	1/0
79	1/0	1/0
80	I/O	1/0
81	I/O	I/O
82	V _{CCI}	V _{CCI}
83	1/0	1/0
84	1/0	1/0
85	1/0	1/0
86	I/O	I/O
87	CLKA	CLKA
88	CLKB	CLKB
89	V_{CCR}	V_{CCR}
90	V_{CCA}	V_{CCA}
91	GND	GND
92	PRA, I/O	PRA, I/O
93	1/0	1/0
94	1/0	1/0
95	1/0	1/0
96	1/0	1/0
97	1/0	1/0
98	1/0	1/0
99	1/0	1/0
100	TCK, I/O	TCK, I/O

v3.2 2-15

329-Pin PBGA		
Pin Number	A54SX32 Function	
T22	I/O	
T23	I/O	
U1	I/O	
U2	I/O	
U3	V_{CCA}	
U4	I/O	
U20	I/O	
U21	V _{CCA}	
U22	I/O	
U23	I/O	
V1	V _{CCI}	
V2	I/O	
V3	1/0	

329-Pin PBGA		
Pin Number	A54SX32 Function	
V4	I/O	
V20	I/O	
V21	I/O	
V22	I/O	
V23	I/O	
W1	I/O	
W2	I/O	
W3	I/O	
W4	I/O	
W20	I/O	
W21	I/O	
W22	I/O	

329-Pin PBGA		
Pin Number	A54SX32 Function	
W23	NC	
Y1	NC	
Y2	I/O	
Y3	I/O	
Y4	GND	
Y5	I/O	
Y6	I/O	
Y7	I/O	
Y8	I/O	
Y9	I/O	
Y10	I/O	
Y11	I/O	

329-Pin PBGA		
Pin Number	A54SX32 Function	
Y12	V_{CCA}	
Y13	V_{CCR}	
Y14	I/O	
Y15	I/O	
Y16	I/O	
Y17	I/O	
Y18	I/O	
Y19	I/O	
Y20	GND	
Y21	I/O	
Y22	I/O	
Y23	I/O	

2-22 v3.2

144-Pin FBGA




Figure 2-8 • 144-Pin FBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

v3.2 2-23

144-Piı	n FBGA
Pin Number	A54SX08 Function
A1	I/O
A2	I/O
А3	I/O
A4	I/O
A5	V_{CCA}
A6	GND
A7	CLKA
A8	I/O
A9	I/O
A10	I/O
A11	I/O
A12	I/O
B1	I/O
B2	GND
В3	I/O
B4	I/O
B5	I/O
В6	I/O
В7	CLKB
B8	I/O
B9	I/O
B10	1/0
B11	GND
B12	1/0
C1	I/O
C2	I/O
C3	TCK, I/O
C4	I/O
C5	I/O
C6	PRA, I/O
C7	I/O
C8	I/O
C9	I/O
C10	I/O
C11	I/O
C12	I/O

1 <u>44</u> -Pi	n FBGA
Pin Number	A545X08 Function
D1	I/O
D2	V _{CCI}
D3	TDI, I/O
D4	I/O
D5	I/O
D6	I/O
D7	I/O
D8	1/0
D9	1/0
D10	1/0
D11	I/O
D12	I/O
E1	I/O
E2	I/O
E3	I/O
E4	I/O
E5	TMS
E6	V _{CCI}
E7	V _{CCI}
E8	V _{CCI}
E9	V_{CCA}
E10	1/0
E11	GND
E12	1/0
F1	1/0
F2	1/0
F3	V_{CCR}
F4	1/0
F5	GND
F6	GND
F7	GND
F8	V _{CCI}
F9	I/O
F10	GND
F11	1/0
F12	1/0

144-Pin FBGA		
Pin Number	A54SX08 Function	
G1	I/O	
G2	GND	
G3	I/O	
G4	I/O	
G5	GND	
G6	GND	
G7	GND	
G8	V _{CCI}	
G9	I/O	
G10	I/O	
G11	I/O	
G12	I/O	
H1	I/O	
H2	I/O	
Н3	I/O	
H4	I/O	
H5	V _{CCA} V _{CCA} V _{CCI} V _{CCI}	
H6	V_{CCA}	
H7	V _{CCI}	
Н8	V _{CCI}	
H9	V _{CCA}	
H10	1/0	
H11	1/0	
H12	V_{CCR}	
J1	1/0	
J2	I/O	
J3	I/O	
J4	I/O	
J5	1/0	
J6	PRB, I/O	
J7	I/O	
J8	I/O	
J9	I/O	
J10	I/O	
J11	I/O	
J12	V_{CCA}	

144-Pin FBGA	
Pin Number	A54SX08 Function
K1	I/O
K2	I/O
K3	I/O
K4	I/O
K5	I/O
K6	I/O
K7	GND
K8	I/O
К9	I/O
K10	GND
K11	I/O
K12	I/O
L1	GND
L2	I/O
L3	I/O
L4	I/O
L5	I/O
L6	I/O
L7	HCLK
L8	I/O
L9	I/O
L10	1/0
L11	1/0
L12	I/O
M1	I/O
M2	1/0
M3	I/O
M4	I/O
M5	1/0
M6	1/0
M7	V_{CCA}
M8	I/O
M9	I/O
M10	I/O
M11	TDO, I/O
M12	I/O

2-24 v3.2

Datasheet Information

List of Changes

The following table lists critical changes that were made in the current version of the document.

Previous Version	Changes in Current Version (v3.2)	Page
v3.1	The "Ordering Information" was updated to include RoHS information.	1-ii
(June 2003)	The Product Plan was removed since all products have been released.	N/A
	Information concerning the TRST pin in the "Probe Circuit Control Pins" section was removed.	1-6
	The "Dedicated Test Mode" section is new.	1-6
	The "Programming" section is new.	1-7
	A note was added to the "Power-Up Sequencing" table.	1-15
	A note was added to the "Power-Down Sequencing" table. The 3.3 V comments were updated for the following devices: A54SX08, A54SX16, A54SX32.	1-15
	U11 and U13 were added to the "313-Pin PBGA" table.	2-17
v3.0.1	Storage temperature in Table 1-3 was updated.	1-7
	Table 1-1 was updated.	1-5

Datasheet Categories

In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Datasheet Supplement." The definitions of these categories are as follows:

Product Brief

The product brief is a summarized version of a datasheet (advanced or production) containing general product information. This brief gives an overview of specific device and family information.

Advanced

This datasheet version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

Unmarked (production)

This datasheet version contains information that is considered to be final.

Datasheet Supplement

The datasheet supplement gives specific device information for a derivative family that differs from the general family datasheet. The supplement is to be used in conjunction with the datasheet to obtain more detailed information and for specifications that do not differ between the two families.

International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR)

The products described in this datasheet are subject to the International Traffic in Arms Regulations (ITAR) or the Export Administration Regulations (EAR). They may require an approved export license prior to their export. An export can include a release or disclosure to a foreign national inside or outside the United States.