



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	1452
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	147
Number of Gates	24000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	176-LQFP
Supplier Device Package	176-TQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a54sx16-tq176i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

DirectConnect is a horizontal routing resource that provides connections from a C-cell to its neighboring R-cell in a given SuperCluster. DirectConnect uses a hardwired signal path requiring no programmable interconnection to achieve its fast signal propagation time of less than 0.1 ns.

FastConnect enables horizontal routing between any two logic modules within a given SuperCluster and vertical routing with the SuperCluster immediately below it. Only one programmable connection is used in a FastConnect path, delivering maximum pin-to-pin propagation of 0.4 ns.

In addition to DirectConnect and FastConnect, the architecture makes use of two globally oriented routing resources known as segmented routing and high-drive routing. The Actel segmented routing structure provides a variety of track lengths for extremely fast routing between SuperClusters. The exact combination of track lengths and antifuses within each path is chosen by the 100 percent automatic place-and-route software to minimize signal propagation delays.

The Actel high-drive routing structure provides three clock networks. The first clock, called HCLK, is hardwired from the HCLK buffer to the clock select multiplexer (MUX) in each R-cell. This provides a fast propagation path for the clock signal, enabling the 3.7 ns clock-to-out (pin-to-pin) performance of the SX devices. The hardwired clock is tuned to provide clock skew as low as 0.25 ns. The remaining two clocks (CLKA, CLKB) are global clocks that can be sourced from external pins or from internal logic signals within the SX device.

### Other Architectural Features

### Technology

The Actel SX family is implemented on a high-voltage twin-well CMOS process using 0.35  $\mu$  design rules. The metal-to-metal antifuse is made up of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ("on" state) resistance of 25  $\Omega$  with a capacitance of 1.0 fF for low signal impedance.

**Performance** 

The combination of architectural features described above enables SX devices to operate with internal clock frequencies exceeding 300 MHz, enabling very fast execution of even complex logic functions. Thus, the SX family is an optimal platform upon which to integrate the functionality previously contained in multiple CPLDs. In addition, designs that previously would have required a gate array to meet performance goals can now be integrated into an SX device with dramatic improvements in cost and time to market. Using timingdriven place-and-route tools, designers can achieve highly deterministic device performance. With SX devices, designers do not need to use complicated performance-enhancing design techniques such as the use of redundant logic to reduce fanout on critical nets or the instantiation of macros in HDL code to achieve high performance.

#### I/O Modules

Each I/O on an SX device can be configured as an input, an output, a tristate output, or a bidirectional pin.

Even without the inclusion of dedicated I/O registers, these I/Os, in combination with array registers, can achieve clock-to-out (pad-to-pad) timing as fast as 3.7 ns. I/O cells that have embedded latches and flip-flops require instantiation in HDL code; this is a design complication not encountered in SX FPGAs. Fast pin-to-pin timing ensures that the device will have little trouble interfacing with any other device in the system, which in turn enables parallel design of system components and reduces overall design time.

### **Power Requirements**

The SX family supports 3.3 V operation and is designed to tolerate 5.0 V inputs. (Table 1-1). Power consumption is extremely low due to the very short distances signals are required to travel to complete a circuit. Power requirements are further reduced because of the small number of low-resistance antifuses in the path. The antifuse architecture does not require active circuitry to hold a charge (as do SRAM or EPROM), making it the lowest power architecture on the market.

Table 1-1 • Supply Voltages

Device	V <sub>CCA</sub>	V <sub>CCI</sub>	V <sub>CCR</sub>	Maximum Input Tolerance	<b>Maximum Output Drive</b>
A54SX08 A54SX16 A54SX32	3.3 V	3.3 V	5.0 V	5.0 V	3.3 V
A54SX16-P*	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
	3.3 V	3.3 V	5.0 V	5.0 V	3.3 V
	3.3 V	5.0 V	5.0 V	5.0 V	5.0 V

**Note:** \*A54SX16-P has three different entries because it is capable of both a 3.3 V and a 5.0 V drive.

### **Boundary Scan Testing (BST)**

All SX devices are IEEE 1149.1 compliant. SX devices offer superior diagnostic and testing capabilities by providing Boundary Scan Testing (BST) and probing capabilities. These functions are controlled through the special test pins in conjunction with the program fuse. The functionality of each pin is described in Table 1-2. In the dedicated test mode, TCK, TDI, and TDO are dedicated pins and cannot be used as regular I/Os. In flexible mode, TMS should be set HIGH through a pull-up resistor of  $10~\mathrm{k}\Omega$ . TMS can be pulled LOW to initiate the test sequence.

The program fuse determines whether the device is in dedicated or flexible mode. The default (fuse not blown) is flexible mode.

*Table 1-2* ● **Boundary Scan Pin Functionality** 

Program Fuse Blown (Dedicated Test Mode)	Program Fuse Not Blown (Flexible Mode)				
TCK, TDI, TDO are dedicated BST pins.	TCK, TDI, TDO are flexible and may be used as I/Os.				
No need for pull-up resistor for TMS	Use a pull-up resistor of 10 k $\Omega$ on TMS.				

### **Dedicated Test Mode**

In Dedicated mode, all JTAG pins are reserved for BST; designers cannot use them as regular I/Os. An internal pull-up resistor is automatically enabled on both TMS and TDI pins, and the TMS pin will function as defined in the IEEE 1149.1 (JTAG) specification.

To select Dedicated mode, users need to reserve the JTAG pins in Actel's Designer software by checking the "Reserve JTAG" box in "Device Selection Wizard" (Figure 1-7). JTAG pins comply with LVTTL/TTL I/O specification regardless of whether they are used as a user I/O or a JTAG I/O. Refer to the Table 1-5 on page 1-8 for detailed specifications.

Figure 1-7 • Device Selection Wizard

### **Development Tool Support**

The SX family of FPGAs is fully supported by both the Actel Libero® Integrated Design Environment (IDE) and Designer FPGA Development software. Actel Libero IDE is a design management environment, seamlessly integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes Synplify® for Actel from Synplicity<sup>®</sup>, ViewDraw<sup>®</sup> for Actel from Mentor Graphics<sup>®</sup>, ModelSim<sup>®</sup> HDL Simulator from Mentor Graphics, WaveFormer Lite™ SynaptiCAD™, and Designer software from Actel. Refer to the Libero IDE flow diagram (located on the Actel website) for more information.

Actel Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can select and lock package pins while only minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators, and the simulation results can be cross-probed with Silicon Explorer II, Actel integrated verification and logic analysis tool. Another tool included in the Designer software is the SmartGen core generator, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design. Actel Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synplicity, Synopsys<sup>®</sup>, and Cadence® Design Systems. The Designer software is available for both the Windows® and UNIX® operating systems.

### **Probe Circuit Control Pins**

The Silicon Explorer II tool uses the boundary scan ports (TDI, TCK, TMS, and TDO) to select the desired nets for verification. The selected internal nets are assigned to the PRA/PRB pins for observation. Figure 1-8 on page 1-7 illustrates the interconnection between Silicon Explorer II and the FPGA to perform in-circuit verification.

### **Design Considerations**

The TDI, TCK, TDO, PRA, and PRB pins should not be used as input or bidirectional ports. Because these pins are active during probing, critical signals input through these pins are not available while probing. In addition, the Security Fuse should not be programmed because doing so disables the Probe Circuitry.

1-6 v3.2




Figure 1-8 • Probe Setup

## **Programming**

Device programming is supported through Silicon Sculptor series of programmers. In particular, Silicon Sculptor II are compact, robust, single-site and multi-site device programmer for the PC.

With standalone software, Silicon Sculptor II allows concurrent programming of multiple units from the same PC, ensuring the fastest programming times possible. Each fuse is subsequently verified by Silicon Sculptor II to insure correct programming. In addition, integrity tests ensure that no extra fuses are programmed. Silicon Sculptor II also provides extensive hardware self-testing capability.

The procedure for programming an SX device using Silicon Sculptor II are as follows:

- 1. Load the .AFM file
- 2. Select the device to be programmed
- 3. Begin programming

When the design is ready to go to production, Actel offers device volume-programming services either through distribution partners or via in-house programming from the factory.

For more details on programming SX devices, refer to the *Programming Antifuse Devices* application note and the *Silicon Sculptor II User's Guide*.

## 3.3 V / 5 V Operating Conditions

Table 1-3 • Absolute Maximum Ratings¹

Symbol	Parameter	Limits			
V <sub>CCR</sub> <sup>2</sup>	DC Supply Voltage <sup>3</sup>	-0.3 to + 6.0	V		
$V_{CCA}^2$	DC Supply Voltage	-0.3 to + 4.0	V		
V <sub>CCI</sub> <sup>2</sup>	DC Supply Voltage (A54SX08, A54SX16, A54SX32)	-0.3 to + 4.0	V		
V <sub>CCI</sub> <sup>2</sup>	DC Supply Voltage (A54SX16P)	-0.3 to + 6.0	V		
V <sub>I</sub>	Input Voltage	-0.5 to + 5.5	V		
V <sub>O</sub>	Output Voltage	-0.5 to + 3.6	V		
I <sub>IO</sub>	I/O Source Sink Current <sup>3</sup>	−30 to + 5.0	mA		
T <sub>STG</sub>	Storage Temperature	–65 to +150	°C		

#### Notes

- 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the Recommended Operating Conditions.
- 2. V<sub>CCR</sub> in the A54SX16P must be greater than or equal to V<sub>CCI</sub> during power-up and power-down sequences and during normal operation.
- 3. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than  $V_{CC}$  + 0.5 V or less than GND 0.5 V, the internal protection diodes will forward-bias and can draw excessive current.



# **PCI Compliance for the SX Family**

The SX family supports 3.3 V and 5.0 V PCI and is compliant with the PCI Local Bus Specification Rev. 2.1.

Table 1-6 • A54SX16P DC Specifications (5.0 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
$V_{CCA}$	Supply Voltage for Array		3.0	3.6	V
$V_{CCR}$	Supply Voltage required for Internal Biasing		4.75	5.25	V
$V_{CCI}$	Supply Voltage for I/Os		4.75	5.25	V
V <sub>IH</sub>	Input High Voltage <sup>1</sup>		2.0	$V_{CC} + 0.5$	V
V <sub>IL</sub>	Input Low Voltage <sup>1</sup>		-0.5	0.8	V
I <sub>IH</sub>	Input High Leakage Current	V <sub>IN</sub> = 2.7		70	μΑ
I <sub>IL</sub>	Input Low Leakage Current	V <sub>IN</sub> = 0.5		-70	μΑ
V <sub>OH</sub>	Output High Voltage	$I_{OUT} = -2 \text{ mA}$	2.4		V
V <sub>OL</sub>	Output Low Voltage <sup>2</sup>	I <sub>OUT</sub> = 3 mA, 6 mA		0.55	V
C <sub>IN</sub>	Input Pin Capacitance <sup>3</sup>			10	рF
C <sub>CLK</sub>	CLK Pin Capacitance		5	12	рF
C <sub>IDSEL</sub>	IDSEL Pin Capacitance <sup>4</sup>			8	pF

#### Notes:

- 1. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.
- 2. Signals without pull-up resistors must have 3 mA low output current. Signals requiring pull-up must have 6 mA; the latter include, FRAME#, IRDY#, TRDY#, DEVSEL#, STOP#, SERR#, PERR#, LOCK#, and, when used, AD[63::32], C/BE[7::4]#, PAR64, REQ64#, and ACK64#.
- 3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).
- 4. Lower capacitance on this input-only pin allows for non-resistive coupling to AD[xx].

# A54SX16P DC Specifications (3.3 V PCI Operation)

Table 1-8 • A54SX16P DC Specifications (3.3 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
$V_{CCA}$	Supply Voltage for Array		3.0	3.6	V
$V_{CCR}$	Supply Voltage required for Internal Biasing		3.0	3.6	V
$V_{CCI}$	Supply Voltage for I/Os		3.0	3.6	V
$V_{IH}$	Input High Voltage		0.5V <sub>CC</sub>	$V_{CC} + 0.5$	V
$V_{IL}$	Input Low Voltage		-0.5	0.3V <sub>CC</sub>	V
I <sub>IPU</sub>	Input Pull-up Voltage <sup>1</sup>		0.7V <sub>CC</sub>		V
I <sub>IL</sub>	Input Leakage Current <sup>2</sup>	$0 < V_{IN} < V_{CC}$		±10	μΑ
$V_{OH}$	Output High Voltage	I <sub>OUT</sub> = -500 μA	0.9V <sub>CC</sub>		V
$V_{OL}$	Output Low Voltage	I <sub>OUT</sub> = 1500 μA		0.1V <sub>CC</sub>	V
C <sub>IN</sub>	Input Pin Capacitance <sup>3</sup>			10	pF
C <sub>CLK</sub>	CLK Pin Capacitance		5	12	pF
C <sub>IDSEL</sub>	IDSEL Pin Capacitance <sup>4</sup>			8	pF

#### Notes:

- 1. This specification should be guaranteed by design. It is the minimum voltage to which pull-up resistors are calculated to pull a floated network. Applications sensitive to static power utilization should assure that the input buffer is conducting minimum current at this input voltage.
- 2. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.
- 3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).
- 4. Lower capacitance on this input-only pin allows for non-resistive coupling to AD[xx].

1-12 v3.2



Figure 1-11 shows the characterized power dissipation numbers for the shift register design using frequencies ranging from 1 MHz to 200 MHz.




Figure 1-11 • Power Dissipation

### Junction Temperature (T<sub>J</sub>)

The temperature that you select in Designer Series software is the junction temperature, not ambient temperature. This is an important distinction because the heat generated from dynamic power consumption is usually hotter than the ambient temperature. Use the equation below to calculate junction temperature.

Junction Temperature =  $\Delta T + T_a$ 

EQ 1-13

Where:

T<sub>a</sub> = Ambient Temperature

 $\Delta T$  = Temperature gradient between junction (silicon) and ambient

 $\Delta T = \theta_{ja} \times P$ 

P = Power calculated from Estimating Power Consumption section

 $\theta_{ja}$  = Junction to ambient of package.  $\theta_{ja}$  numbers are located in the "Package Thermal Characteristics" section

### **Package Thermal Characteristics**

The device junction to case thermal characteristic is  $\theta_{jc}$ , and the junction to ambient air characteristic is  $\theta_{ja}$ . The thermal characteristics for  $\theta_{ja}$  are shown with two different air flow rates.

The maximum junction temperature is 150 °C.

A sample calculation of the absolute maximum power dissipation allowed for a TQFP 176-pin package at commercial temperature and still air is as follows:

Maximum Power Allowed = 
$$\frac{\text{Max. junction temp. (°C)} - \text{Max. ambient temp. (°C)}}{\theta_{ja}}$$
 =  $\frac{150^{\circ}\text{C} - 70^{\circ}\text{C}}{28^{\circ}\text{C/W}}$  = 2.86 W

v3.2

EQ 1-14

1-19

**Table 1-15 ● Package Thermal Characteristics** 

Package Type	Pin Count	$\theta_{ extsf{jc}}$	θ <sub>ja</sub> Still Air	$_{ m j_a}^{ heta_{ m ja}}$ 300 ft/min.	Units
Plastic Leaded Chip Carrier (PLCC)	84	12	32	22	°C/W
Thin Quad Flat Pack (TQFP)	144	11	32	24	°C/W
Thin Quad Flat Pack (TQFP)	176	11	28	21	°C/W
Very Thin Quad Flatpack (VQFP)	100	10	38	32	°C/W
Plastic Quad Flat Pack (PQFP) without Heat Spreader	208	8	30	23	°C/W
Plastic Quad Flat Pack (PQFP) with Heat Spreader	208	3.8	20	17	°C/W
Plastic Ball Grid Array (PBGA)	272	3	20	14.5	°C/W
Plastic Ball Grid Array (PBGA)	313	3	23	17	°C/W
Plastic Ball Grid Array (PBGA)	329	3	18	13.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	144	3.8	38.8	26.7	°C/W

**Note:** SX08 does not have a heat spreader.

Table 1-16 • Temperature and Voltage Derating Factors\*

	Junction Temperature										
V <sub>CCA</sub>	-55	-40	0	25	70	85	125				
3.0	0.75	0.78	0.87	0.89	1.00	1.04	1.16				
3.3	0.70	0.73	0.82	0.83	0.93	0.97	1.08				
3.6	0.66	0.69	0.77	0.78	0.87	0.92	1.02				

**Note:** \*Normalized to worst-case commercial,  $T_J = 70$ °C,  $V_{CCA} = 3.0 \text{ V}$ 

1-20 v3.2

### **Register Cell Timing Characteristics**




Figure 1-17 • Flip-Flops

### **Timing Characteristics**

Timing characteristics for SX devices fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all SX family members. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design is complete. Delay values may then be determined by using the DirectTime Analyzer utility or performing simulation with post-layout delays.

### **Critical Nets and Typical Nets**

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most time-critical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to 6% of the nets in a design may be designated as critical, while 90% of the nets in a design are typical.

### **Long Tracks**

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes five antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically up to 6 percent of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 8.4 ns delay. This additional delay is represented statistically in higher fanout (FO = 24) routing delays in the datasheet specifications section.

### **Timing Derating**

SX devices are manufactured in a CMOS process. Therefore, device performance varies according to temperature, voltage, and process variations. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.

Table 1-17 • A54SX08 Timing Characteristics (Continued) (Worst-Case Commercial Conditions, V<sub>CCR</sub> = 4.75 V, V<sub>CCA</sub>, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		'-3' Speed '-2'		'-2' \$	Speed	'-1' 9	Speed	'Std' Speed		
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
Dedicated (	Hardwired) Array Clock Network									
t <sub>HCKH</sub>	Input LOW to HIGH (pad to R-Cell input)		1.0		1.1		1.3		1.5	ns
$t_{HCKL}$	Input HIGH to LOW (pad to R-Cell input)		1.0		1.2		1.4		1.6	ns
$t_{HPWH}$	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
$t_{HPWL}$	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
t <sub>HCKSW</sub>	Maximum Skew		0.1		0.2		0.2		0.2	ns
t <sub>HP</sub>	Minimum Period	2.7		3.1		3.6		4.2		ns
$f_{\text{HMAX}}$	Maximum Frequency		350		320		280		240	MHz
Routed Arra	ay Clock Networks									
t <sub>RCKH</sub>	Input LOW to HIGH (light load) (pad to R-Cell input)		1.3		1.5		1.7		2.0	ns
t <sub>RCKL</sub>	Input HIGH to LOW (light load) (pad to R-Cell Input)		1.4		1.6		1.8		2.1	ns
t <sub>RCKH</sub>	Input LOW to HIGH (50% load) (pad to R-Cell input)		1.4		1.7		1.9		2.2	ns
t <sub>RCKL</sub>	Input HIGH to LOW (50% load) (pad to R-Cell input)		1.5		1.7		2.0		2.3	ns
t <sub>RCKH</sub>	Input LOW to HIGH (100% load) (pad to R-Cell input)		1.5		1.7		1.9		2.2	ns
$t_{RCKL}$	Input HIGH to LOW (100% load) (pad to R-Cell input)		1.5		1.8		2.0		2.3	ns
t <sub>RPWH</sub>	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
t <sub>RPWL</sub>	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
t <sub>RCKSW</sub>	Maximum Skew (light load)		0.1		0.2		0.2		0.2	ns
t <sub>RCKSW</sub>	Maximum Skew (50% load)		0.3		0.3		0.4		0.4	ns
t <sub>RCKSW</sub>	Maximum Skew (100% load)		0.3		0.3		0.4		0.4	ns
TTL Output	Module Timing1									
t <sub>DLH</sub>	Data-to-Pad LOW to HIGH		1.6		1.9		2.1		2.5	ns
$t_{DHL}$	Data-to-Pad HIGH to LOW		1.6		1.9		2.1		2.5	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.1		2.4		2.8		3.2	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.3		2.7		3.1		3.6	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		1.4		1.7		1.9		2.2	ns

### Note:

- 1. For dual-module macros, use  $t_{PD}+t_{RD1}+t_{PDn}$ ,  $t_{RCO}+t_{RD1}+t_{PDn}$ , or  $t_{PD1}+t_{RD1}+t_{SUD}$ , whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

### **A54SX16P Timing Characteristics**

Table 1-19 • A54SX16P Timing Characteristics (Worst-Case Commercial Conditions, V<sub>CCR</sub> = 4.75 V, V<sub>CCA</sub>,V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		'-3' \$	Speed	'-2' \$	Speed	'-1' \$	Speed	'Std'	Speed	
Parameter	Description	Min.	Мах.	Min.	Max.	Min.	Max.	Min.	Мах.	Units
C-Cell Propa	agation Delays <sup>1</sup>									
t <sub>PD</sub>	Internal Array Module		0.6		0.7		8.0		0.9	ns
Predicted R	outing Delays <sup>2</sup>									
t <sub>DC</sub>	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t <sub>FC</sub>	FO = 1 Routing Delay, Fast Connect		0.3		0.4		0.4		0.5	ns
t <sub>RD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		0.6		0.7		8.0		0.9	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		8.0		0.9		1.0		1.2	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t <sub>RD12</sub>	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns
R-Cell Timir	ng									
t <sub>RCO</sub>	Sequential Clock-to-Q		0.9		1.1		1.3		1.4	ns
t <sub>CLR</sub>	Asynchronous Clear-to-Q		0.5		0.6		0.7		0.8	ns
t <sub>PRESET</sub>	Asynchronous Preset-to-Q		0.7		8.0		0.9		1.0	ns
t <sub>SUD</sub>	Flip-Flop Data Input Set-Up	0.5		0.5		0.7		0.8		ns
t <sub>HD</sub>	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
Input Modu	ıle Propagation Delays									
t <sub>INYH</sub>	Input Data Pad-to-Y HIGH		1.5		1.7		1.9		2.2	ns
t <sub>INYL</sub>	Input Data Pad-to-Y LOW		1.5		1.7		1.9		2.2	ns
Predicted In	nput Routing Delays <sup>2</sup>									
t <sub>IRD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		0.6		0.7		8.0		0.9	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		8.0		0.9		1.0		1.2	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns

#### Note:

- 1. For dual-module macros, use  $t_{PD}$  +  $t_{RD1}$  +  $t_{PDn}$ ,  $t_{RCO}$  +  $t_{RD1}$  +  $t_{PDn}$ , or  $t_{PD1}$  +  $t_{RD1}$  +  $t_{SUD}$ , whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 10 pF loading.

1-28 v3.2



Table 1-19 • A54SX16P Timing Characteristics (Continued) (Worst-Case Commercial Conditions, V<sub>CCR</sub> = 4.75 V, V<sub>CCA</sub>,V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		'-3' \$	peed	'-2' \$	Speed	'-1' \$	Speed	'Std' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Мах.	Units
Dedicated (	Hardwired) Array Clock Network									
t <sub>HCKH</sub>	Input LOW to HIGH (pad to R-Cell input)		1.2		1.4		1.5		1.8	ns
t <sub>HCKL</sub>	Input HIGH to LOW (pad to R-Cell input)		1.2		1.4		1.6		1.9	ns
t <sub>HPWH</sub>	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
t <sub>HPWL</sub>	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
t <sub>HCKSW</sub>	Maximum Skew		0.2		0.2		0.3		0.3	ns
t <sub>HP</sub>	Minimum Period	2.7		3.1		3.6		4.2		ns
f <sub>HMAX</sub>	Maximum Frequency		350		320		280		240	MHz
Routed Arra	ay Clock Networks									
t <sub>RCKH</sub>	Input LOW to HIGH (light load) (pad to R-Cell input)		1.6		1.8		2.1		2.5	ns
t <sub>RCKL</sub>	Input HIGH to LOW (Light Load) (pad to R-Cell input)		1.8		2.0		2.3		2.7	ns
t <sub>RCKH</sub>	Input LOW to HIGH (50% load) (pad to R-Cell input)		1.8		2.1		2.5		2.8	ns
t <sub>RCKL</sub>	Input HIGH to LOW (50% load) (pad to R-Cell input)		2.0		2.2		2.5		3.0	ns
t <sub>RCKH</sub>	Input LOW to HIGH (100% load) (pad to R-Cell input)		1.8		2.1		2.4		2.8	ns
t <sub>RCKL</sub>	Input HIGH to LOW (100% load) (pad to R-Cell input)		2.0		2.2		2.5		3.0	ns
t <sub>RPWH</sub>	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
t <sub>RPWL</sub>	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
t <sub>RCKSW</sub>	Maximum Skew (light load)		0.5		0.5		0.5		0.7	ns
t <sub>RCKSW</sub>	Maximum Skew (50% load)		0.5		0.6		0.7		8.0	ns
t <sub>RCKSW</sub>	Maximum Skew (100% load)		0.5		0.6		0.7		8.0	ns
TTL Output	Module Timing									
t <sub>DLH</sub>	Data-to-Pad LOW to HIGH		2.4		2.8		3.1		3.7	ns
t <sub>DHL</sub>	Data-to-Pad HIGH to LOW		2.3		2.9		3.2		3.8	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		3.0		3.4		3.9		4.6	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		3.3		3.8		4.3		5.0	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		2.3		2.7		3.0		3.5	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		2.8		3.2		3.7		4.3	ns

### Note:

- 1. For dual-module macros, use  $t_{PD}$  +  $t_{RD1}$  +  $t_{PDn}$ ,  $t_{RCO}$  +  $t_{RD1}$  +  $t_{PDn}$ , or  $t_{PD1}$  +  $t_{RD1}$  +  $t_{SUD}$ , whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- 3. Delays based on 10 pF loading.

Table 1-20 • A54SX32 Timing Characteristics (Continued)
(Worst-Case Commercial Conditions, V<sub>CCR</sub>= 4.75 V, V<sub>CCA</sub>, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		'-3' 9	Speed	'-2' \$	Speed	'-1' 9	peed	'Std'	Speed	
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
Dedicated (	Hardwired) Array Clock Network									
t <sub>HCKH</sub>	Input LOW to HIGH (pad to R-Cell input)		1.9		2.1		2.4		2.8	ns
t <sub>HCKL</sub>	Input HIGH to LOW (pad to R-Cell input)		1.9		2.1		2.4		2.8	ns
t <sub>HPWH</sub>	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
t <sub>HPWL</sub>	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
t <sub>HCKSW</sub>	Maximum Skew		0.3		0.4		0.4		0.5	ns
t <sub>HP</sub>	Minimum Period	2.7		3.1		3.6		4.2		ns
f <sub>HMAX</sub>	Maximum Frequency		350		320		280		240	MHz
Routed Arra	ay Clock Networks									
t <sub>RCKH</sub>	Input LOW to HIGH (light load) (pad to R-Cell input)		2.4		2.7		3.0		3.5	ns
t <sub>RCKL</sub>	Input HIGH to LOW (light load) (pad to R-Cell input)		2.4		2.7		3.1		3.6	ns
t <sub>RCKH</sub>	Input LOW to HIGH (50% load) (pad to R-Cell input)		2.7		3.0		3.5		4.1	ns
t <sub>RCKL</sub>	Input HIGH to LOW (50% load) (pad to R-Cell input)		2.7		3.1		3.6		4.2	ns
t <sub>RCKH</sub>	Input LOW to HIGH (100% load) (pad to R-Cell input)		2.7		3.1		3.5		4.1	ns
t <sub>RCKL</sub>	Input HIGH to LOW (100% load) (pad to R-Cell input)		2.8		3.2		3.6		4.3	ns
t <sub>RPWH</sub>	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
t <sub>RPWL</sub>	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
t <sub>RCKSW</sub>	Maximum Skew (light load)		0.85		0.98		1.1		1.3	ns
t <sub>RCKSW</sub>	Maximum Skew (50% load)		1.23		1.4		1.6		1.9	ns
t <sub>RCKSW</sub>	Maximum Skew (100% load)		1.30		1.5		1.7		2.0	ns
TTL Output	Module Timing <sup>3</sup>									
t <sub>DLH</sub>	Data-to-Pad LOW to HIGH		1.6		1.9		2.1		2.5	ns
t <sub>DHL</sub>	Data-to-Pad HIGH to LOW		1.6		1.9		2.1		2.5	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.1		2.4		2.8		3.2	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.3		2.7		3.1		3.6	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		1.4		1.7		1.9		2.2	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		1.3		1.5		1.7		2.0	ns

#### Note:

- 1. For dual-module macros, use  $t_{PD}$  +  $t_{RD1}$  +  $t_{PDn}$ ,  $t_{RCO}$  +  $t_{RD1}$  +  $t_{PDn}$ , or  $t_{PD1}$  +  $t_{RD1}$  +  $t_{SUD}$ , whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 35 pF loading, except  $t_{\text{ENZL}}$  and  $t_{\text{ENZH}}$ . For  $t_{\text{ENZL}}$  and  $t_{\text{ENZH}}$  the loading is 5 pF.

1-32 v3.2

# **Package Pin Assignments**

### 84-Pin PLCC




Figure 2-1 • 84-Pin PLCC (Top View)

### **Note**

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

Pin Number         A54SX08 Function           1         V <sub>CCR</sub> 2         GND           3         V <sub>CCA</sub> 4         PRA, I/O           5         I/O           6         I/O           7         V <sub>CCI</sub> 8         I/O           9         I/O           10         I/O           11         TCK, I/O           12         TDI, I/O           13         I/O           14         I/O           15         I/O           16         TMS           17         I/O           18         I/O           19         I/O           20         I/O	
2 GND  3 V <sub>CCA</sub> 4 PRA, VO  5 VO  6 VO  7 V <sub>CCI</sub> 8 VO  9 VO  10 I/O  11 TCK, VO  12 TDI, I/O  13 I/O  14 I/O  15 I/O  16 TMS  17 I/O  18 I/O  19 I/O	
3 V <sub>CCA</sub> 4 PRA, I/O 5 I/O 6 I/O 7 V <sub>CCI</sub> 8 I/O 9 I/O 10 I/O 11 TCK, I/O 12 TDI, I/O 13 I/O 14 I/O 15 I/O 16 TMS 17 I/O 18 I/O 19 I/O	
4 PRA, I/O  5 I/O  6 I/O  7 V <sub>CCI</sub> 8 I/O  9 I/O  10 I/O  11 TCK, I/O  12 TDI, I/O  13 I/O  14 I/O  15 I/O  16 TMS  17 I/O  18 I/O  19 I/O	
5	
6	
7 V <sub>CCI</sub> 8 VO  9 VO  10 VO  11 TCK, VO  12 TDI, VO  13 VO  14 VO  15 VO  16 TMS  17 VO  18 VO  20 VO	
8	
9	
10	
11 TCK, I/O  12 TDI, I/O  13 I/O  14 I/O  15 I/O  16 TMS  17 I/O  18 I/O  19 I/O  20 I/O	
12 TDI, I/O  13 I/O  14 I/O  15 I/O  16 TMS  17 I/O  18 I/O  19 I/O  20 I/O	
13 I/O 14 I/O 15 I/O 16 TMS 17 I/O 18 I/O 19 I/O 20 I/O	
14 I/O 15 I/O 16 TMS 17 I/O 18 I/O 19 I/O 20 I/O	
15 I/O 16 TMS 17 I/O 18 I/O 19 I/O 20 I/O	
16 TMS  17 I/O  18 I/O  19 I/O  20 I/O	
17 I/O 18 I/O 19 I/O 20 I/O	
18 I/O 19 I/O 20 I/O	
19 I/O 20 I/O	
20 I/O	
21 1/0	
Z1 I/U	
22 I/O	
23 1/0	
24 I/O	
25 I/O	
26 I/O	
27 GND	
28 V <sub>CCI</sub>	
29 1/0	
30 I/O	
31 1/0	
32 I/O	
33 1/0	
34 1/0	
35 I/O	

84-Pin PLCC		
A54SX08		
Pin Number	Function	
36	I/O	
37	I/O	
38	I/O	
39	I/O	
40	PRB, I/O	
41	$V_{CCA}$	
42	GND	
43	$V_{CCR}$	
44	I/O	
45	HCLK	
46	I/O	
47	I/O	
48	I/O	
49	I/O	
50	1/0	
51	I/O	
52	TDO, I/O	
53	I/O	
54	I/O	
55	I/O	
56	I/O	
57	I/O	
58	I/O	
59	$V_{CCA}$	
60	V <sub>CCI</sub>	
61	GND	
62	1/0	
63	1/0	
64	I/O	
65	I/O	
66	I/O	
67	I/O	
68	$V_{CCA}$	
69	GND	
70	I/O	

84-Pin PLCC		
Pin Number	A54SX08 Function	
71	I/O	
72	I/O	
73	I/O	
74	I/O	
75	I/O	
76	I/O	
77	I/O	
78	I/O	
79	I/O	
80	I/O	
81	I/O	
82	I/O	
83	CLKA	
84	CLKB	

2-2 v3.2

	208-Pi	n PQFP	
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function
1	GND	GND	GND
2	TDI, I/O	TDI, I/O	TDI, I/O
3	I/O	1/0	I/O
4	NC	1/0	I/O
5	I/O	1/0	I/O
6	NC	1/0	I/O
7	I/O	1/0	I/O
8	I/O	1/0	I/O
9	I/O	1/0	I/O
10	I/O	1/0	I/O
11	TMS	TMS	TMS
12	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
13	I/O	1/0	I/O
14	NC	1/0	I/O
15	I/O	I/O	I/O
16	I/O	I/O	I/O
17	NC	1/0	I/O
18	I/O	1/0	I/O
19	I/O	1/0	I/O
20	NC	1/0	I/O
21	I/O	I/O	I/O
22	I/O	I/O	I/O
23	NC	1/0	I/O
24	I/O	I/O	I/O
25	$V_{CCR}$	$V_{CCR}$	$V_{CCR}$
26	GND	GND	GND
27	$V_{CCA}$	V <sub>CCA</sub>	$V_{CCA}$
28	GND	GND	GND
29	I/O	1/0	I/O
30	I/O	1/0	I/O
31	NC	1/0	I/O
32	I/O	I/O	I/O
33	I/O	I/O	I/O
34	I/O	I/O	I/O
35	NC	I/O	I/O
36	I/O	I/O	I/O

208-Pin PQFP			
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function
37	I/O	I/O	I/O
38	I/O	I/O	I/O
39	NC	I/O	I/O
40	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
41	$V_{CCA}$	$V_{CCA}$	$V_{CCA}$
42	I/O	I/O	I/O
43	I/O	I/O	I/O
44	I/O	I/O	I/O
45	I/O	I/O	I/O
46	I/O	I/O	I/O
47	I/O	I/O	I/O
48	NC	I/O	I/O
49	I/O	I/O	I/O
50	NC	I/O	I/O
51	I/O	I/O	I/O
52	GND	GND	GND
53	I/O	1/0	I/O
54	I/O	1/0	I/O
55	I/O	I/O	I/O
56	I/O	I/O	I/O
57	I/O	I/O	I/O
58	I/O	I/O	I/O
59	I/O	I/O	I/O
60	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
61	NC	I/O	I/O
62	I/O	I/O	I/O
63	I/O	I/O	I/O
64	NC	I/O	I/O
65*	I/O	I/O	NC*
66	I/O	I/O	I/O
67	NC	I/O	I/O
68	I/O	I/O	I/O
69	I/O	I/O	I/O
70	NC	I/O	I/O
71	I/O	I/O	I/O
72	I/O	I/O	I/O

**Note:** \* Note that Pin 65 in the A54SX32—PQ208 is a no connect (NC).

2-4 v3.2



208-Pin PQFP			
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function
73	NC	I/O	I/O
74	1/0	1/0	I/O
75	NC	1/0	I/O
76	PRB, I/O	PRB, I/O	PRB, I/O
77	GND	GND	GND
78	$V_{CCA}$	$V_{CCA}$	$V_{CCA}$
79	GND	GND	GND
80	$V_{CCR}$	$V_{CCR}$	$V_{CCR}$
81	I/O	I/O	I/O
82	HCLK	HCLK	HCLK
83	I/O	I/O	I/O
84	I/O	I/O	I/O
85	NC	I/O	I/O
86	I/O	I/O	I/O
87	I/O	I/O	I/O
88	NC	I/O	I/O
89	I/O	I/O	I/O
90	I/O	I/O	I/O
91	NC	I/O	I/O
92	I/O	I/O	I/O
93	I/O	I/O	I/O
94	NC	I/O	I/O
95	I/O	I/O	I/O
96	I/O	1/0	I/O
97	NC	1/0	I/O
98	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
99	I/O	I/O	I/O
100	I/O	1/0	I/O
101	I/O	1/0	I/O
102	I/O	1/0	I/O
103	TDO, I/O	TDO, I/O	TDO, I/O
104	I/O	1/0	I/O
105	GND	GND	GND
106	NC	I/O	I/O
107	I/O	I/O	I/O
108	NC	I/O	I/O

208-Pin PQFP			
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function
109	I/O	I/O	1/0
110	I/O	I/O	1/0
111	I/O	I/O	1/0
112	I/O	I/O	1/0
113	I/O	I/O	1/0
114	$V_{CCA}$	$V_{CCA}$	$V_{CCA}$
115	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
116	NC	I/O	1/0
117	I/O	I/O	1/0
118	I/O	I/O	1/0
119	NC	I/O	1/0
120	I/O	I/O	1/0
121	I/O	I/O	1/0
122	NC	I/O	I/O
123	I/O	I/O	1/0
124	I/O	I/O	1/0
125	NC	1/0	I/O
126	I/O	I/O	1/0
127	I/O	I/O	1/0
128	I/O	I/O	1/0
129	GND	GND	GND
130	$V_{CCA}$	$V_{CCA}$	V <sub>CCA</sub>
131	GND	GND	GND
132	$V_{CCR}$	$V_{CCR}$	$V_{CCR}$
133	I/O	I/O	1/0
134	I/O	I/O	1/0
135	NC	I/O	1/0
136	I/O	I/O	1/0
137	I/O	I/O	1/0
138	NC	I/O	1/0
139	I/O	I/O	I/O
140	I/O	I/O	I/O
141	NC	I/O	I/O
142	I/O	I/O	I/O
143	NC	I/O	1/0
144	I/O	I/O	I/O

**Note:** \* Note that Pin 65 in the A54SX32—PQ208 is a no connect (NC).

# 100-Pin VQFP




Figure 2-5 • 100-Pin VQFP (Top View)

### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

2-14 v3.2



313-Pin PBGA		
Pin	A54SX32	
Number	Function	
A1	GND	
A3	NC	
A5	1/0	
A7	1/0	
A9	1/0	
A11	I/O	
A13	$V_{CCR}$	
A15	I/O	
A17	1/0	
A19	1/0	
A21	I/O	
A23	NC	
A25	GND	
AA1	I/O	
AA3	I/O	
AA5	NC	
AA7	I/O	
AA9	NC	
AA11	I/O	
AA13	1/0	
AA15	I/O	
AA17	1/0	
AA19	I/O	
AA21	1/0	
AA23	NC	
AA25	I/O	
AB2	NC	
AB4	NC	
AB6	1/0	
AB8	I/O	
AB10	1/0	
AB12	I/O	
AB14	1/0	
AB16	1/0	
AB18	V <sub>CCI</sub>	
AB20	NC	
AB22	I/O	
AB24	I/O	
AC1	I/O	
AC3	I/O	

313-Pin PBGA		
Pin Number	Function	
AC5	I/O	
AC7	1/0	
AC9	I/O	
AC11	I/O	
AC13	$V_{CCR}$	
AC15	I/O	
AC17	I/O	
AC19	I/O	
AC21	1/0	
AC23	1/0	
AC25	NC	
AD2	GND	
AD4	I/O	
AD6	V <sub>CCI</sub>	
AD8	1/0	
AD10	I/O	
AD12	PRB, I/O	
AD14	1/0	
AD16	1/0	
AD18	1/0	
AD20	1/0	
AD22	NC	
AD24	1/0	
AE1	NC NC	
AE3	1/0	
AE5	1/0	
AE7	1/0	
AE9	1/0	
AE11	1/0	
AE13	V <sub>CCA</sub>	
AE15	I/O	
AE17	1/0	
AE19	1/0	
AE21	1/0	
AE23	TDO, I/O	
AE25	GND	
B2	TCK, I/O	
B4	/O	
B6	1/0	
B8	1/0	
Dδ	1/0	

313-Pin PBGA		
Pin	A54SX32	
Number	Function	
B10	I/O	
B12	I/O	
B14	I/O	
B16	1/0	
B18	I/O	
B20	I/O	
B22	I/O	
B24	1/0	
C1	TDI, I/O	
C3	1/0	
C5	NC	
C7	1/0	
C9	I/O	
C11	I/O	
C13	V <sub>CCI</sub>	
C15	I/O	
C17	I/O	
C19	V <sub>CCI</sub>	
C21	I/O	
C23	I/O	
C25	NC	
D2	1/0	
D4	NC	
D6	1/0	
D8	I/O	
D10	I/O	
D12	I/O	
D14	I/O	
D16	I/O	
D18	I/O	
D20	I/O	
D22	I/O	
D24	NC	
E1	I/O	
E3	NC	
E5	I/O	
E7	I/O	
E9	I/O	
E11	I/O	
E13	$V_{CCA}$	

313-Pin PBGA		
Pin	A54SX32	
Number	Function	
E15	I/O	
E17	I/O	
E19	I/O	
E21	I/O	
E23	I/O	
E25	I/O	
F2	I/O	
F4	I/O	
F6	NC	
F8	I/O	
F10	NC	
F12	I/O	
F14	I/O	
F16	NC	
F18	I/O	
F20	I/O	
F22	I/O	
F24	I/O	
G1	I/O	
G3	TMS	
G5	I/O	
G7	I/O	
G9	V <sub>CCI</sub>	
G11	I/O	
G13	CLKB	
G15	I/O	
G17	I/O	
G19	I/O	
G21	I/O	
G23	I/O	
G25	I/O	
H2	1/0	
H4	1/0	
H6	1/0	
H8	I/O	
H10	I/O	
H12	PRA, I/O	
H14	1/0	
H16	I/O	
H18	NC	
ПО	IVC	

### 329-Pin PBGA




Figure 2-7 • 329-Pin PBGA (Top View)

### **Note**

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.