



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**


The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	1452
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	81
Number of Gates	24000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	100-TQFP
Supplier Device Package	100-VQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a54sx16-vqg100i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Ordering Information**



# **Plastic Device Resources**

		User I/Os (including clock buffers)											
Device	PLCC 84-Pin	VQFP 100-Pin	PQFP 208-Pin	TQFP 144-Pin	TQFP 176-Pin	PBGA 313-Pin	PBGA 329-Pin	FBGA 144-Pin					
A54SX08	69	81	130	113	128	_	_	111					
A54SX16	_	81	175	-	147	_	_	_					
A54SX16P	_	81	175	113	147	_	_	_					
A54SX32	_	-	174	113	147	249	249	_					

**Note:** Package Definitions (Consult your local Actel sales representative for product availability):

PLCC = Plastic Leaded Chip Carrier

PQFP = Plastic Quad Flat Pack

TQFP = Thin Quad Flat Pack

VQFP = Very Thin Quad Flat Pack

PBGA = Plastic Ball Grid Array

FBGA = Fine Pitch (1.0 mm) Ball Grid Array

ii v3.2



# **General Description**

The Actel SX family of FPGAs features a sea-of-modules architecture that delivers device performance and integration levels not currently achieved by any other FPGA architecture. SX devices greatly simplify design time, enable dramatic reductions in design costs and power consumption, and further decrease time to market for performance-intensive applications.

The Actel SX architecture features two types of logic modules, the combinatorial cell (C-cell) and the register cell (R-cell), each optimized for fast and efficient mapping of synthesized logic functions. The routing and interconnect resources are in the metal layers above the logic modules, providing optimal use of silicon. This enables the entire floor of the device to be spanned with an uninterrupted grid of fine-grained, synthesis-friendly logic modules (or "sea-of-modules"), which reduces the distance signals have to travel between logic modules. To minimize signal propagation delay, SX devices employ both local and general routing resources. The high-speed local routing resources (DirectConnect and FastConnect) enable very fast local signal propagation that is optimal for fast counters, state machines, and datapath logic. The general system of segmented routing tracks allows any logic module in the array to be connected to any other logic or I/O module. Within this system, propagation delay is minimized by limiting the number of antifuse interconnect elements to five (90 percent of connections typically use only three antifuses). The unique local and general routing structure featured in SX devices gives fast and predictable performance, allows 100 percent pin-locking with full logic utilization, enables concurrent PCB development, reduces design time, and allows designers to achieve performance goals with minimum effort.

Further complementing SX's flexible routing structure is a hardwired, constantly loaded clock network that has been tuned to provide fast clock propagation with minimal clock skew. Additionally, the high performance of the internal logic has eliminated the need to embed latches or flip-flops in the I/O cells to achieve fast clock-to-out or fast input setup times. SX devices have easy to use I/O cells that do not require HDL instantiation, facilitating design reuse and reducing design and verification time.

# SX Family Architecture

The SX family architecture was designed to satisfy nextgeneration performance and integration requirements for production-volume designs in a broad range of applications.

# **Programmable Interconnect Element**

The SX family provides efficient use of silicon by locating the routing interconnect resources between the Metal 2 (M2) and Metal 3 (M3) layers (Figure 1-1 on page 1-2). This completely eliminates the channels of routing and interconnect resources between logic modules (as implemented on SRAM FPGAs and previous generations of antifuse FPGAs), and enables the entire floor of the device to be spanned with an uninterrupted grid of logic modules.

Interconnection between these logic modules is achieved using The Actel patented metal-to-metal programmable antifuse interconnect elements, which are embedded between the M2 and M3 layers. The antifuses are normally open circuit and, when programmed, form a permanent low-impedance connection.

The extremely small size of these interconnect elements gives the SX family abundant routing resources and provides excellent protection against design pirating. Reverse engineering is virtually impossible because it is extremely difficult to distinguish between programmed and unprogrammed antifuses, and there is no configuration bitstream to intercept.

Additionally, the interconnect elements (i.e., the antifuses and metal tracks) have lower capacitance and lower resistance than any other device of similar capacity, leading to the fastest signal propagation in the industry.

## **Logic Module Design**

The SX family architecture is described as a "sea-of-modules" architecture because the entire floor of the device is covered with a grid of logic modules with virtually no chip area lost to interconnect elements or routing. The Actel SX family provides two types of logic modules, the register cell (R-cell) and the combinatorial cell (C-cell).

v3.2 1-1

# **Routing Resources**

Clusters and SuperClusters can be connected through the use of two innovative local routing resources called *FastConnect* and *DirectConnect*, which enable extremely fast and predictable interconnection of modules within clusters and SuperClusters (Figure 1-5 and Figure 1-6). This routing architecture also dramatically reduces the number of antifuses required to complete a circuit, ensuring the highest possible performance.




Figure 1-5 • DirectConnect and FastConnect for Type 1 SuperClusters




Figure 1-6 • DirectConnect and FastConnect for Type 2 SuperClusters

1-4 v3.2

DirectConnect is a horizontal routing resource that provides connections from a C-cell to its neighboring R-cell in a given SuperCluster. DirectConnect uses a hardwired signal path requiring no programmable interconnection to achieve its fast signal propagation time of less than 0.1 ns.

FastConnect enables horizontal routing between any two logic modules within a given SuperCluster and vertical routing with the SuperCluster immediately below it. Only one programmable connection is used in a FastConnect path, delivering maximum pin-to-pin propagation of 0.4 ns.

In addition to DirectConnect and FastConnect, the architecture makes use of two globally oriented routing resources known as segmented routing and high-drive routing. The Actel segmented routing structure provides a variety of track lengths for extremely fast routing between SuperClusters. The exact combination of track lengths and antifuses within each path is chosen by the 100 percent automatic place-and-route software to minimize signal propagation delays.

The Actel high-drive routing structure provides three clock networks. The first clock, called HCLK, is hardwired from the HCLK buffer to the clock select multiplexer (MUX) in each R-cell. This provides a fast propagation path for the clock signal, enabling the 3.7 ns clock-to-out (pin-to-pin) performance of the SX devices. The hardwired clock is tuned to provide clock skew as low as 0.25 ns. The remaining two clocks (CLKA, CLKB) are global clocks that can be sourced from external pins or from internal logic signals within the SX device.

### Other Architectural Features

### Technology

The Actel SX family is implemented on a high-voltage twin-well CMOS process using 0.35  $\mu$  design rules. The metal-to-metal antifuse is made up of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ("on" state) resistance of 25  $\Omega$  with a capacitance of 1.0 fF for low signal impedance.

**Performance** 

The combination of architectural features described above enables SX devices to operate with internal clock frequencies exceeding 300 MHz, enabling very fast execution of even complex logic functions. Thus, the SX family is an optimal platform upon which to integrate the functionality previously contained in multiple CPLDs. In addition, designs that previously would have required a gate array to meet performance goals can now be integrated into an SX device with dramatic improvements in cost and time to market. Using timingdriven place-and-route tools, designers can achieve highly deterministic device performance. With SX devices, designers do not need to use complicated performance-enhancing design techniques such as the use of redundant logic to reduce fanout on critical nets or the instantiation of macros in HDL code to achieve high performance.

#### I/O Modules

Each I/O on an SX device can be configured as an input, an output, a tristate output, or a bidirectional pin.

Even without the inclusion of dedicated I/O registers, these I/Os, in combination with array registers, can achieve clock-to-out (pad-to-pad) timing as fast as 3.7 ns. I/O cells that have embedded latches and flip-flops require instantiation in HDL code; this is a design complication not encountered in SX FPGAs. Fast pin-to-pin timing ensures that the device will have little trouble interfacing with any other device in the system, which in turn enables parallel design of system components and reduces overall design time.

### **Power Requirements**

The SX family supports 3.3 V operation and is designed to tolerate 5.0 V inputs. (Table 1-1). Power consumption is extremely low due to the very short distances signals are required to travel to complete a circuit. Power requirements are further reduced because of the small number of low-resistance antifuses in the path. The antifuse architecture does not require active circuitry to hold a charge (as do SRAM or EPROM), making it the lowest power architecture on the market.

Table 1-1 • Supply Voltages

Device	V <sub>CCA</sub>	V <sub>CCI</sub>	V <sub>CCR</sub>	Maximum Input Tolerance	<b>Maximum Output Drive</b>
A54SX08 A54SX16 A54SX32	3.3 V	3.3 V	5.0 V	5.0 V	3.3 V
A54SX16-P*	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
	3.3 V	3.3 V	5.0 V	5.0 V	3.3 V
	3.3 V	5.0 V	5.0 V	5.0 V	5.0 V

**Note:** \*A54SX16-P has three different entries because it is capable of both a 3.3 V and a 5.0 V drive.

v3.2 1-5

Table 1-4 • Recommended Operating Conditions

Parameter	Commercial	Industrial	Military	Units
Temperature Range*	0 to + 70	-40 to + 85	-55 to +125	°C
3.3 V Power Supply Tolerance	±10	±10	±10	%V <sub>CC</sub>
5.0 V Power Supply Tolerance	±5	±10	±10	%V <sub>CC</sub>

**Note:** \*Ambient temperature  $(T_A)$  is used for commercial and industrial; case temperature  $(T_C)$  is used for military.

*Table 1-5* ● **Electrical Specifications** 

		Comm	ercial	Indus	Industrial		
Symbol	Parameter	Min.	Мах.	Min.	Max.	Units	
V <sub>OH</sub>	(I <sub>OH</sub> = -20 μA) (CMOS)	(V <sub>CCI</sub> – 0.1)	V <sub>CCI</sub>	(V <sub>CCI</sub> – 0.1)	V <sub>CCI</sub>	V	
	$(I_{OH} = -8 \text{ mA}) \text{ (TTL)}$	2.4	$V_{CCI}$				
	$(I_{OH} = -6 \text{ mA}) \text{ (TTL)}$			2.4	$V_{CCI}$		
V <sub>OL</sub>	(I <sub>OL</sub> = 20 μA) (CMOS)		0.10			V	
	(I <sub>OL</sub> = 12 mA) (TTL)		0.50				
	$(I_{OL} = 8 \text{ mA}) \text{ (TTL)}$				0.50		
$V_{IL}$			8.0		0.8	V	
$V_{IH}$		2.0		2.0		V	
t <sub>R</sub> , t <sub>F</sub>	Input Transition Time t <sub>R</sub> , t <sub>F</sub>		50		50	ns	
C <sub>IO</sub>	C <sub>IO</sub> I/O Capacitance		10		10	pF	
I <sub>CC</sub>	Standby Current, I <sub>CC</sub>		4.0		4.0	mA	
$I_{CC(D)}$	I <sub>CC(D)</sub> I <sub>Dynamic</sub> V <sub>CC</sub> Supply Current	See '	'Evaluating F	ower in SX Device	es" on page ´	1-16.	

1-8 v3.2


# A54SX16P AC Specifications for (PCI Operation)

Table 1-7 • A54SX16P AC Specifications for (PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
I <sub>OH(AC)</sub>	Switching Current High	$0 < V_{OUT} \le 1.4^{1}$	-44		mA
		$1.4 \le V_{OUT} < 2.4^{1, 2}$	-44 + (V <sub>OUT</sub> - 1.4)/0.024		mA
		$3.1 < V_{OUT} < V_{CC}^{1, 3}$		EQ 1-1 on page 1-11	
	(Test Point)	$V_{OUT} = 3.1^3$		-142	mA
I <sub>OL(AC)</sub>	Switching Current High	$V_{OUT} \ge 2.2^1$	95		mA
		$2.2 > V_{OUT} > 0.55^{1}$	V <sub>OUT</sub> /0.023		
		$0.71 > V_{OUT} > 0^{1, 3}$		EQ 1-2 on page 1-11	mA
	(Test Point)	$V_{OUT} = 0.71^3$		206	mA
I <sub>CL</sub>	Low Clamp Current	$-5 < V_{IN} \le -1$	-25 + (V <sub>IN</sub> + 1)/0.015		mA
slew <sub>R</sub>	Output Rise Slew Rate	0.4 V to 2.4 V load <sup>4</sup>	1	5	V/ns
slew <sub>F</sub>	Output Fall Slew Rate	2.4 V to 0.4 V load <sup>4</sup>	1	5	V/ns

#### Notes:

- 1. Refer to the V/I curves in Figure 1-9 on page 1-11. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half-size output drivers may be used on these signals. This specification does not apply to CLK and RST#, which are system outputs. "Switching Current High" specifications are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD#, which are open drain outputs.
- 2. Note that this segment of the minimum current curve is drawn from the AC drive point directly to the DC drive point rather than toward the voltage rail (as is done in the pull-down curve). This difference is intended to allow for an optional N-channel pull-up.
- 3. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (A and B) are provided with the respective diagrams in Figure 1-9 on page 1-11. The equation defined maxima should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.
- 4. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per revision 2.0 of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is now required (the maximum is no longer simply a guideline). Since adherence to the maximum slew rate was not required prior to revision 2.1 of the specification, there may be components in the market for some time that have faster edge rates; therefore, motherboard designers must bear in mind that rise and fall times faster than this specification could occur, and should ensure that signal integrity modeling accounts for this. Rise slew rate does not apply to open drain outputs.



1-10 v3.2

Figure 1-10 shows the 3.3 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the A54SX16P device.




Figure 1-10 • 3.3 V PCI Curve for A54SX16P Device

$$I_{OH} = (98.0 \text{ $V_{CC}$}) \times (V_{OUT} - V_{CC}) \times (V_{OUT} + 0.4 \text{ $V_{CC}$})$$

$$I_{OL} = (256 \text{ $V_{CC}$}) \times V_{OUT} \times (V_{CC} - V_{OUT})$$


$$\text{for } 0 \text{ $V_{CC}$} \times V_{OUT} \times 0.18 \text{ $V_{CC}$}$$

$$EQ 1-3$$

$$EQ 1-4$$

1-14 v3.2

# **SX Timing Model**



**Note:** Values shown for A54SX08-3, worst-case commercial conditions.

Figure 1-12 • SX Timing Model

#### **Hardwired Clock Routed Clock** External Setup = $t_{INY} + t_{IRD1} + t_{SUD} - t_{RCKH}$ External Setup = $t_{INY} + t_{IRD1} + t_{SUD} - t_{HCKH}$ = 1.5 + 0.3 + 0.5 - 1.0 = 1.3 ns= 1.5 + 0.3 + 0.5 - 1.5 = 0.8 nsEQ 1-15 EQ 1-17 Clock-to-Out (Pin-to-Pin) Clock-to-Out (Pin-to-Pin) $= t_{HCKH} + t_{RCO} + t_{RD1} + t_{DHL}$ = $t_{RCKH} + t_{RCO} + t_{RD1} + t_{DHL}$ = 1.0 + 0.8 + 0.3 + 1.6 = 3.7 ns= 1.52 + 0.8 + 0.3 + 1.6 = 4.2 nsEQ 1-16 EQ 1-18

v3.2 1-21

# **A54SX16P Timing Characteristics**

Table 1-19 • A54SX16P Timing Characteristics (Worst-Case Commercial Conditions, V<sub>CCR</sub> = 4.75 V, V<sub>CCA</sub>,V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		'-3' \$	Speed	'-2' \$	Speed	'-1' \$	Speed	'Std'	Speed	
Parameter	Description	Min.	Мах.	Min.	Max.	Min.	Max.	Min.	Мах.	Units
C-Cell Propa	agation Delays <sup>1</sup>									
t <sub>PD</sub>	Internal Array Module		0.6		0.7		8.0		0.9	ns
Predicted R	outing Delays <sup>2</sup>									
t <sub>DC</sub>	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t <sub>FC</sub>	FO = 1 Routing Delay, Fast Connect		0.3		0.4		0.4		0.5	ns
t <sub>RD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		0.6		0.7		8.0		0.9	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		8.0		0.9		1.0		1.2	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t <sub>RD12</sub>	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns
R-Cell Timir	ng									
t <sub>RCO</sub>	Sequential Clock-to-Q		0.9		1.1		1.3		1.4	ns
t <sub>CLR</sub>	Asynchronous Clear-to-Q		0.5		0.6		0.7		0.8	ns
t <sub>PRESET</sub>	Asynchronous Preset-to-Q		0.7		8.0		0.9		1.0	ns
t <sub>SUD</sub>	Flip-Flop Data Input Set-Up	0.5		0.5		0.7		0.8		ns
t <sub>HD</sub>	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
Input Modu	ıle Propagation Delays									
t <sub>INYH</sub>	Input Data Pad-to-Y HIGH		1.5		1.7		1.9		2.2	ns
t <sub>INYL</sub>	Input Data Pad-to-Y LOW		1.5		1.7		1.9		2.2	ns
Predicted In	nput Routing Delays <sup>2</sup>									
t <sub>IRD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		0.6		0.7		8.0		0.9	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		8.0		0.9		1.0		1.2	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns

#### Note:

- 1. For dual-module macros, use  $t_{PD}$  +  $t_{RD1}$  +  $t_{PDn}$ ,  $t_{RCO}$  +  $t_{RD1}$  +  $t_{PDn}$ , or  $t_{PD1}$  +  $t_{RD1}$  +  $t_{SUD}$ , whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 10 pF loading.

1-28 v3.2



# **A54SX32 Timing Characteristics**

Table 1-20 • A54SX32 Timing Characteristics (Worst-Case Commercial Conditions, V<sub>CCR</sub>= 4.75 V, V<sub>CCA</sub>, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		'-3' \$	Speed	'-2' 9	Speed	'-1' 9	Speed	'Std'	Speed	
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
C-Cell Propa	agation Delays <sup>1</sup>									
t <sub>PD</sub>	Internal Array Module		0.6		0.7		8.0		0.9	ns
Predicted R	outing Delays <sup>2</sup>									
t <sub>DC</sub>	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t <sub>FC</sub>	FO = 1 Routing Delay, Fast Connect		0.3		0.4		0.4		0.5	ns
t <sub>RD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		0.7		8.0		0.9		1.0	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		1.4		1.6		1.8		2.1	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		2.7		3.1		3.5		4.1	ns
t <sub>RD12</sub>	FO = 12 Routing Delay		4.0		4.7		5.3		6.2	ns
R-Cell Timir	ng									
t <sub>RCO</sub>	Sequential Clock-to-Q		0.8		1.1		1.3		1.4	ns
t <sub>CLR</sub>	Asynchronous Clear-to-Q		0.5		0.6		0.7		8.0	ns
t <sub>PRESET</sub>	Asynchronous Preset-to-Q		0.7		8.0		0.9		1.0	ns
t <sub>SUD</sub>	Flip-Flop Data Input Set-Up	0.5		0.6		0.7		0.8		ns
t <sub>HD</sub>	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
Input Modu	ıle Propagation Delays									
t <sub>INYH</sub>	Input Data Pad-to-Y HIGH		1.5		1.7		1.9		2.2	ns
t <sub>INYL</sub>	Input Data Pad-to-Y LOW		1.5		1.7		1.9		2.2	ns
Predicted In	nput Routing Delays <sup>2</sup>									
t <sub>IRD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		0.7		8.0		0.9		1.0	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		1.4		1.6		1.8		2.1	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		2.7		3.1		3.5		4.1	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay		4.0		4.7		5.3		6.2	ns

#### Note:

- 1. For dual-module macros, use  $t_{PD}$  +  $t_{RD1}$  +  $t_{PDn_r}$   $t_{RCO}$  +  $t_{RD1}$  +  $t_{PDn_r}$  or  $t_{PD1}$  +  $t_{RD1}$  +  $t_{SUD}$ , whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- 3. Delays based on 35 pF loading, except  $t_{ENZL}$  and  $t_{ENZH}$ . For  $t_{ENZL}$  and  $t_{ENZH}$  the loading is 5 pF.

v3.2 1-31

Table 1-20 • A54SX32 Timing Characteristics (Continued)
(Worst-Case Commercial Conditions, V<sub>CCR</sub>= 4.75 V, V<sub>CCA</sub>, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		'-3' 9	Speed	'-2' \$	Speed	'-1' 9	peed	'Std' Speed		
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
Dedicated (	Hardwired) Array Clock Network									
t <sub>HCKH</sub>	Input LOW to HIGH (pad to R-Cell input)		1.9		2.1		2.4		2.8	ns
t <sub>HCKL</sub>	Input HIGH to LOW (pad to R-Cell input)		1.9		2.1		2.4		2.8	ns
t <sub>HPWH</sub>	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
t <sub>HPWL</sub>	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
t <sub>HCKSW</sub>	Maximum Skew		0.3		0.4		0.4		0.5	ns
t <sub>HP</sub>	Minimum Period	2.7		3.1		3.6		4.2		ns
f <sub>HMAX</sub>	Maximum Frequency		350		320		280		240	MHz
Routed Arra	ay Clock Networks									
t <sub>RCKH</sub>	Input LOW to HIGH (light load) (pad to R-Cell input)		2.4		2.7		3.0		3.5	ns
t <sub>RCKL</sub>	Input HIGH to LOW (light load) (pad to R-Cell input)		2.4		2.7		3.1		3.6	ns
t <sub>RCKH</sub>	Input LOW to HIGH (50% load) (pad to R-Cell input)		2.7		3.0		3.5		4.1	ns
t <sub>RCKL</sub>	Input HIGH to LOW (50% load) (pad to R-Cell input)		2.7		3.1		3.6		4.2	ns
t <sub>RCKH</sub>	Input LOW to HIGH (100% load) (pad to R-Cell input)		2.7		3.1		3.5		4.1	ns
t <sub>RCKL</sub>	Input HIGH to LOW (100% load) (pad to R-Cell input)		2.8		3.2		3.6		4.3	ns
t <sub>RPWH</sub>	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
t <sub>RPWL</sub>	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
t <sub>RCKSW</sub>	Maximum Skew (light load)		0.85		0.98		1.1		1.3	ns
t <sub>RCKSW</sub>	Maximum Skew (50% load)		1.23		1.4		1.6		1.9	ns
t <sub>RCKSW</sub>	Maximum Skew (100% load)		1.30		1.5		1.7		2.0	ns
TTL Output	Module Timing <sup>3</sup>									
t <sub>DLH</sub>	Data-to-Pad LOW to HIGH		1.6		1.9		2.1		2.5	ns
t <sub>DHL</sub>	Data-to-Pad HIGH to LOW		1.6		1.9		2.1		2.5	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.1		2.4		2.8		3.2	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.3		2.7		3.1		3.6	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		1.4		1.7		1.9		2.2	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		1.3		1.5		1.7		2.0	ns

#### Note:

- 1. For dual-module macros, use  $t_{PD}$  +  $t_{RD1}$  +  $t_{PDn}$ ,  $t_{RCO}$  +  $t_{RD1}$  +  $t_{PDn}$ , or  $t_{PD1}$  +  $t_{RD1}$  +  $t_{SUD}$ , whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 35 pF loading, except  $t_{\text{ENZL}}$  and  $t_{\text{ENZH}}$ . For  $t_{\text{ENZL}}$  and  $t_{\text{ENZH}}$  the loading is 5 pF.

1-32 v3.2

Pin Number         A54SX08 Function           1         V <sub>CCR</sub> 2         GND           3         V <sub>CCA</sub> 4         PRA, I/O           5         I/O           6         I/O           7         V <sub>CCI</sub> 8         I/O           9         I/O           10         I/O           11         TCK, I/O           12         TDI, I/O           13         I/O           14         I/O           15         I/O           16         TMS           17         I/O           18         I/O           19         I/O           20         I/O	
2 GND  3 V <sub>CCA</sub> 4 PRA, VO  5 VO  6 VO  7 V <sub>CCI</sub> 8 VO  9 VO  10 I/O  11 TCK, VO  12 TDI, I/O  13 I/O  14 I/O  15 I/O  16 TMS  17 I/O  18 I/O  19 I/O	
3 V <sub>CCA</sub> 4 PRA, I/O 5 I/O 6 I/O 7 V <sub>CCI</sub> 8 I/O 9 I/O 10 I/O 11 TCK, I/O 12 TDI, I/O 13 I/O 14 I/O 15 I/O 16 TMS 17 I/O 18 I/O 19 I/O	
4 PRA, I/O  5 I/O  6 I/O  7 V <sub>CCI</sub> 8 I/O  9 I/O  10 I/O  11 TCK, I/O  12 TDI, I/O  13 I/O  14 I/O  15 I/O  16 TMS  17 I/O  18 I/O  19 I/O	
5	
6	
7 V <sub>CCI</sub> 8 VO  9 VO  10 VO  11 TCK, VO  12 TDI, VO  13 VO  14 VO  15 VO  16 TMS  17 VO  18 VO  20 VO	
8	
9	
10	
11 TCK, I/O  12 TDI, I/O  13 I/O  14 I/O  15 I/O  16 TMS  17 I/O  18 I/O  19 I/O  20 I/O	
12 TDI, I/O  13 I/O  14 I/O  15 I/O  16 TMS  17 I/O  18 I/O  19 I/O  20 I/O	
13 I/O 14 I/O 15 I/O 16 TMS 17 I/O 18 I/O 19 I/O 20 I/O	
14 I/O 15 I/O 16 TMS 17 I/O 18 I/O 19 I/O 20 I/O	
15 I/O 16 TMS 17 I/O 18 I/O 19 I/O 20 I/O	
16 TMS  17 I/O  18 I/O  19 I/O  20 I/O	
17 I/O 18 I/O 19 I/O 20 I/O	
18 I/O 19 I/O 20 I/O	
19 I/O 20 I/O	
20 I/O	
21 1/0	
Z1 I/U	
22 I/O	
23 1/0	
24 I/O	
25 I/O	
26 I/O	
27 GND	
28 V <sub>CCI</sub>	
29 1/0	
30 I/O	
31 1/0	
32 I/O	
33 1/0	
34 1/0	
35 I/O	

84-Pin PLCC					
04-1111	A545X08				
Pin Number	Function				
36	1/0				
37	I/O				
38	I/O				
39	I/O				
40	PRB, I/O				
41	$V_{CCA}$				
42	GND				
43	$V_{CCR}$				
44	I/O				
45	HCLK				
46	I/O				
47	I/O				
48	I/O				
49	I/O				
50	I/O				
51	I/O				
52	TDO, I/O				
53	I/O				
54	I/O				
55	I/O				
56	I/O				
57	I/O				
58	I/O				
59	$V_{CCA}$				
60	V <sub>CCI</sub>				
61	GND				
62	I/O				
63	I/O				
64	I/O				
65	I/O				
66	I/O				
67	I/O				
68	$V_{CCA}$				
69	GND				
70	I/O				

84-Pi	84-Pin PLCC							
Pin Number	A54SX08 Function							
71	I/O							
72	I/O							
73	I/O							
74	I/O							
75	I/O							
76	I/O							
77	I/O							
78	I/O							
79	I/O							
80	I/O							
81	I/O							
82	I/O							
83	CLKA							
84	CLKB							

2-2 v3.2

144-Pin TQFP			
Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function
1	GND	GND	GND
2	TDI, I/O	TDI, I/O	TDI, I/O
3	I/O	1/0	I/O
4	I/O	1/0	I/O
5	I/O	1/0	I/O
6	I/O	1/0	1/0
7	I/O	1/0	I/O
8	I/O	I/O	1/0
9	TMS	TMS	TMS
10	V <sub>CCI</sub>	$V_{CCI}$	V <sub>CCI</sub>
11	GND	GND	GND
12	I/O	I/O	1/0
13	I/O	1/0	I/O
14	I/O	I/O	1/0
15	I/O	I/O	1/0
16	I/O	I/O	I/O
17	I/O	1/0	1/0
18	I/O	I/O	1/0
19	$V_{CCR}$	$V_{CCR}$	$V_{CCR}$
20	$V_{CCA}$	$V_{CCA}$	$V_{CCA}$
21	I/O	1/0	I/O
22	I/O	1/0	I/O
23	I/O	1/0	I/O
24	I/O	1/0	I/O
25	I/O	1/0	I/O
26	I/O	1/0	I/O
27	I/O	1/0	I/O
28	GND	GND	GND
29	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
30	$V_{CCA}$	V <sub>CCA</sub>	V <sub>CCA</sub>
31	I/O	1/0	I/O
32	I/O	1/0	I/O
33	I/O	I/O	1/0
34	I/O	I/O	1/0
35	I/O	I/O	I/O
36	GND	GND	GND

144-Pin TQFP			
Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function
37	I/O	1/0	I/O
38	I/O	1/0	I/O
39	I/O	1/0	I/O
40	I/O	1/0	I/O
41	I/O	1/0	I/O
42	I/O	1/0	I/O
43	I/O	1/0	I/O
44	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
45	I/O	I/O	I/O
46	I/O	I/O	I/O
47	I/O	I/O	I/O
48	I/O	I/O	I/O
49	I/O	I/O	I/O
50	I/O	1/0	I/O
51	I/O	1/0	I/O
52	I/O	I/O	I/O
53	I/O	1/0	I/O
54	PRB, I/O	PRB, I/O	PRB, I/O
55	I/O	I/O	I/O
56	$V_{CCA}$	$V_{CCA}$	$V_{CCA}$
57	GND	GND	GND
58	$V_{CCR}$	$V_{CCR}$	$V_{CCR}$
59	I/O	1/0	I/O
60	HCLK	HCLK	HCLK
61	I/O	I/O	I/O
62	I/O	1/0	I/O
63	I/O	1/0	I/O
64	I/O	1/0	I/O
65	I/O	I/O	I/O
66	I/O	I/O	I/O
67	I/O	I/O	I/O
68	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
69	I/O	I/O	I/O
70	I/O	1/0	I/O
71	TDO, I/O	TDO, I/O	TDO, I/O
72	I/O	I/O	I/O
		-	

2-8 v3.2



176-Pin TQFP			
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function
137	I/O	I/O	I/O
138	I/O	I/O	I/O
139	I/O	I/O	I/O
140	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
141	I/O	I/O	1/0
142	I/O	I/O	I/O
143	I/O	I/O	I/O
144	I/O	I/O	I/O
145	I/O	I/O	I/O
146	I/O	I/O	1/0
147	I/O	I/O	I/O
148	I/O	I/O	I/O
149	I/O	I/O	I/O
150	I/O	I/O	I/O
151	I/O	I/O	I/O
152	CLKA	CLKA	CLKA
153	CLKB	CLKB	CLKB
154	$V_{CCR}$	$V_{CCR}$	$V_{CCR}$
155	GND	GND	GND
156	$V_{CCA}$	$V_{CCA}$	$V_{CCA}$

176-Pin TQFP			
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function
157	PRA, I/O	PRA, I/O	PRA, I/O
158	I/O	I/O	1/0
159	I/O	I/O	1/0
160	I/O	I/O	1/0
161	I/O	I/O	1/0
162	I/O	I/O	1/0
163	I/O	I/O	1/0
164	I/O	I/O	1/0
165	I/O	I/O	1/0
166	I/O	I/O	1/0
167	I/O	I/O	1/0
168	NC	I/O	1/0
169	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
170	I/O	I/O	1/0
171	NC	I/O	1/0
172	NC	I/O	1/0
173	NC	I/O	I/O
174	I/O	I/O	1/0
175	I/O	I/O	1/0
176	TCK, I/O	TCK, I/O	TCK, I/O

v3.2 2-13

# 100-Pin VQFP




Figure 2-5 • 100-Pin VQFP (Top View)

## Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

2-14 v3.2



100-Pin VQFP			
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	
1	GND	GND	
2	TDI, I/O	TDI, I/O	
3	1/0	I/O	
4	I/O	I/O	
5	1/0	I/O	
6	I/O	I/O	
7	TMS	TMS	
8	V <sub>CCI</sub>	V <sub>CCI</sub>	
9	GND	GND	
10	I/O	I/O	
11	I/O	I/O	
12	I/O	I/O	
13	1/0	I/O	
14	1/0	I/O	
15	I/O	I/O	
16	I/O	I/O	
17	I/O	I/O	
18	I/O	I/O	
19	I/O	I/O	
20	V <sub>CCI</sub>	V <sub>CCI</sub>	
21	I/O	I/O	
22	I/O	I/O	
23	I/O	I/O	
24	I/O	I/O	
25	I/O	I/O	
26	I/O	I/O	
27	I/O	I/O	
28	I/O	I/O	
29	I/O	I/O	
30	I/O	I/O	
31	I/O	I/O	
32	I/O	1/0	
33	I/O	1/0	
34	PRB, I/O	PRB, I/O	

100-Pin VQFP			
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	
35	$V_{CCA}$	$V_{CCA}$	
36	GND	GND	
37	$V_{CCR}$	$V_{CCR}$	
38	1/0	I/O	
39	HCLK	HCLK	
40	1/0	I/O	
41	1/0	I/O	
42	1/0	I/O	
43	1/0	I/O	
44	V <sub>CCI</sub>	V <sub>CCI</sub>	
45	1/0	I/O	
46	1/0	I/O	
47	1/0	I/O	
48	1/0	I/O	
49	TDO, I/O	TDO, I/O	
50	1/0	I/O	
51	GND	GND	
52	1/0	I/O	
53	1/0	I/O	
54	1/0	I/O	
55	1/0	I/O	
56	I/O	I/O	
57	$V_{CCA}$	$V_{CCA}$	
58	V <sub>CCI</sub>	V <sub>CCI</sub>	
59	1/0	I/O	
60	I/O	I/O	
61	I/O	I/O	
62	I/O	I/O	
63	I/O	I/O	
64	I/O	I/O	
65	I/O	I/O	
66	I/O	I/O	
67	$V_{CCA}$	V <sub>CCA</sub>	
68	GND	GND	

100-Pin VQFP		
Pin Number	A545X08 Function	A54SX16, A54SX16P Function
69	GND	GND
70	I/O	1/0
71	I/O	1/0
72	I/O	1/0
73	I/O	1/0
74	I/O	1/0
75	1/0	1/0
76	I/O	1/0
77	I/O	1/0
78	I/O	I/O
79	I/O	1/0
80	I/O	I/O
81	1/0	1/0
82	V <sub>CCI</sub>	V <sub>CCI</sub>
83	1/0	I/O
84	I/O	I/O
85	I/O	1/0
86	I/O	1/0
87	CLKA	CLKA
88	CLKB	CLKB
89	$V_{CCR}$	$V_{CCR}$
90	$V_{CCA}$	$V_{CCA}$
91	GND	GND
92	PRA, I/O	PRA, I/O
93	I/O	I/O
94	I/O	1/0
95	1/0	1/0
96	1/0	1/0
97	1/0	1/0
98	1/0	1/0
99	1/0	1/0
100	TCK, I/O	TCK, I/O

v3.2 2-15

# 313-Pin PBGA




Figure 2-6 • 313-Pin PBGA (Top View)

## Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

2-16 v3.2

329-Pin PBGA		
Pin Number	A54SX32 Function	
A1	GND	
A2	GND	
А3	V <sub>CCI</sub>	
A4	NC	
A5	I/O	
A6	I/O	
A7	V <sub>CCI</sub>	
A8	NC	
A9	I/O	
A10	I/O	
A11	I/O	
A12	I/O	
A13	CLKB	
A14	I/O	
A15	I/O	
A16	I/O	
A17	I/O	
A18	1/0	
A19	I/O	
A20	I/O	
A21	NC	
A22	V <sub>CCI</sub>	
A23	GND	
AA1	V <sub>CCI</sub>	
AA2	I/O	
AA3	GND	
AA4	I/O	
AA5	1/0	
AA6	I/O	
AA7	I/O	
AA8	I/O	
AA9	I/O	
AA10	I/O	
AA11	I/O	
AA12	1/0	

329-Pin PBGA		
Pin Number	A54SX32 Function	
AA13	1/0	
AA14	I/O	
AA15	I/O	
AA16	I/O	
AA17	I/O	
AA18	I/O	
AA19	I/O	
AA20	TDO, I/O	
AA21	V <sub>CCI</sub>	
AA22	1/0	
AA23	V <sub>CCI</sub>	
AB1	1/0	
AB2	GND	
AB3	1/0	
AB4	1/0	
AB5	1/0	
AB6	1/0	
AB7	1/0	
AB8	1/0	
AB9	1/0	
AB10	1/0	
AB11	PRB, I/O	
AB12	1/0	
AB13	HCLK	
AB14	1/0	
AB15	1/0	
AB16	1/0	
AB17	1/0	
AB18	1/0	
AB19	1/0	
AB20	I/O	
AB21	I/O	
AB22	GND	
AB23	1/0	
AC1	GND	

329-Pin PBGA		
Pin Number	A54SX32 Function	
AC2	V <sub>CCI</sub>	
AC3	NC	
AC4	1/0	
AC5	I/O	
AC6	I/O	
AC7	I/O	
AC8	I/O	
AC9	V <sub>CCI</sub>	
AC10	I/O	
AC11	I/O	
AC12	I/O	
AC13	I/O	
AC14	I/O	
AC15	NC	
AC16	I/O	
AC17	I/O	
AC18	I/O	
AC19	I/O	
AC20	I/O	
AC21	NC	
AC22	V <sub>CCI</sub>	
AC23	GND	
B1	V <sub>CCI</sub>	
B2	GND	
В3	I/O	
В4	I/O	
B5	I/O	
В6	I/O	
В7	I/O	
B8	I/O	
В9	I/O	
B10	I/O	
B11	I/O	
B12	PRA, I/O	
B13	CLKA	

329-Pin PBGA		
Pin Number	A54SX32 Function	
B14	1/0	
B15	1/0	
B16		
	1/0	
B17	1/0	
B18	1/0	
B19	1/0	
B20	I/O	
B21	I/O	
B22	GND	
B23	V <sub>CCI</sub>	
C1	NC	
C2	TDI, I/O	
C3	GND	
C4	I/O	
C5	I/O	
C6	I/O	
C7	I/O	
C8	I/O	
С9	I/O	
C10	I/O	
C11	I/O	
C12	I/O	
C13	I/O	
C14	I/O	
C15	I/O	
C16	I/O	
C17	I/O	
C18	I/O	
C19	I/O	
C20	I/O	
C21	V <sub>CCI</sub>	
C22	GND	
C23	NC	
D1	I/O	
D2	I/O	

2-20 v3.2



329-Pin PBGA		
Pin	A54SX32	
Number	Function	
D3	I/O	
D4	TCK, I/O	
D5	I/O	
D6	I/O	
D7	I/O	
D8	I/O	
D9	I/O	
D10	I/O	
D11	V <sub>CCA</sub>	
D12	$V_{CCR}$	
D13	I/O	
D14	I/O	
D15	I/O	
D16	I/O	
D17	I/O	
D18	I/O	
D19	I/O	
D20	I/O	
D21	I/O	
D22	I/O	
D23	I/O	
E1	V <sub>CCI</sub>	
E2	I/O	
E3	I/O	
E4	I/O	
E20	I/O	
E21	I/O	
E22	I/O	
E23	I/O	
F1	I/O	
F2	TMS	
F3	I/O	
F4	I/O	
F20	I/O	
F21	I/O	

329-Pin PBGA		
Pin	A54SX32	
Number	Function	
F22	1/0	
F23	1/0	
G1	I/O	
G2	I/O	
G3	I/O	
G4	1/0	
G20	1/0	
G21	1/0	
G22	1/0	
G23	GND	
H1	1/0	
H2	1/0	
Н3	1/0	
H4	1/0	
H20	V <sub>CCA</sub>	
H21	1/0	
H22	1/0	
H23	1/0	
J1	NC	
J2	I/O	
J3	1/0	
J4	I/O	
J20	1/0	
J21	1/0	
J22	I/O	
J23	1/0	
K1	I/O	
K2	I/O	
K3	1/0	
K4	I/O	
K10	GND	
K11	GND	
K12	GND	
K13	GND	
1/4 4	CNID	

K14

GND

329-Pin PBGA	
Pin	A54SX32
Number	Function
K20	1/0
K21	1/0
K22	I/O
K23	I/O
L1	I/O
L2	I/O
L3	I/O
L4	$V_{CCR}$
L10	GND
L11	GND
L12	GND
L13	GND
L14	GND
L20	$V_{CCR}$
L21	I/O
L22	I/O
L23	NC
M1	I/O
M2	I/O
M3	I/O
M4	$V_{CCA}$
M10	GND
M11	GND
M12	GND
M13	GND
M14	GND
M20	$V_{CCA}$
M21	I/O
M22	I/O
M23	V <sub>CCI</sub>
N1	I/O
N2	I/O
N3	I/O
N4	I/O
N10	GND

329-Pin PBGA	
Pin Number	A54SX32 Function
N11	GND
N12	GND
N13	GND
N14	GND
N20	NC
N21	I/O
N22	I/O
N23	I/O
P1	I/O
P2	I/O
Р3	I/O
P4	I/O
P10	GND
P11	GND
P12	GND
P13	GND
P14	GND
P20	1/0
P21	1/0
P22	I/O
P23	I/O
R1	I/O
R2	I/O
R3	1/0
R4	I/O
R20	I/O
R21	I/O
R22	I/O
R23	I/O
T1	I/O
T2	I/O
T3	I/O
T4	I/O
T20	I/O
T21	I/O

v3.2 2-21

Actel and the Actel logo are registered trademarks of Actel Corporation.

All other trademarks are the property of their owners.



www.actel.com

### **Actel Corporation**

2061 Stierlin Court Mountain View, CA 94043-4655 USA **Phone** 650.318.4200 **Fax** 650.318.4600

## Actel Europe Ltd.

Dunlop House, Riverside Way Camberley, Surrey GU15 3YL United Kingdom

**Phone** +44 (0) 1276 401 450 **Fax** +44 (0) 1276 401 490

## **Actel Japan**

www.jp.actel.com EXOS Ebisu Bldg. 4F 1-24-14 Ebisu Shibuya-ku Tokyo 150 Japan

**Phone** +81.03.3445.7671 **Fax** +81.03.3445.7668

# **Actel Hong Kong**

www.actel.com.cn Suite 2114, Two Pacific Place 88 Queensway, Admiralty Hong Kong

**Phone** +852 2185 6460 **Fax** +852 2185 6488